NDLI: Characterizing the Energy Consumption of Software Transactional Memory

Please wait, while we are loading the content...

Characterizing the Energy Consumption of Software Transactional Memory

Content Provider	IEEE Xplore Digital Library
Author	Baldassin, A. Klein, F. Araujo, G. Azevedo, R. Centoducatte, P.
Copyright Year	2002
Abstract	The well-known drawbacks imposed by lock-based synchronization have forced researchers to devise new alternatives for concurrent execution, of which transactional memory is a promising one. Extensive research has been carried out on software transaction memory (STM), most of all concentrated on program performance, leaving unattended other metrics of great importance like energy consumption. This letter presents a thorough evaluation of energy consumption in a state-of-the-art STM. We show that energy and performance results do not always follow the same trend and, therefore, it might be appropriate to consider different strategies depending on the focus of the optimization. We also introduce a novel strategy based on dynamic voltage and frequency scaling for contention managers, revealing important energy and energy-delay product improvements in high-contended scenarios. This work is a first study towards a better understanding of the energy consumption behavior of STM systems, and could prompt STM designers to research new optimizations in this area, paving the way for an energy-aware transactional memory.
Starting Page	56
Ending Page	59
Page Count	4
File Size	123781
File Format	PDF
ISSN	15566056
Volume Number	8
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Frequency synchronization Content management Energy management Hardware Dynamic voltage scaling Memory management Costs Concurrent computing Software performance Concurrent Programming Energy-aware systems Multiprocessor Systems Measurement techniques
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

User-Driven Frequency Scaling

Relaxed Concurrency Control in Software Transactional Memory

Power Management of Datacenter Workloads Using Per-Core Power Gating

An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution

Synergy of Dynamic Frequency Scaling and Demotion on DRAM Power Management: Models and Optimizations

Active Low-Power Modes for Main Memory with MemScale

Selective dynamic serialization for reducing energy consumption in hardware transactional memory systems

Transactional Memory: The Hardware-Software Interface

Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs

Characterizing the Energy Consumption of Software Transactional Memory

Similar Documents

User-Driven Frequency Scaling

Relaxed Concurrency Control in Software Transactional Memory

Power Management of Datacenter Workloads Using Per-Core Power Gating

An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution

Synergy of Dynamic Frequency Scaling and Demotion on DRAM Power Management: Models and Optimizations

Active Low-Power Modes for Main Memory with MemScale

Selective dynamic serialization for reducing energy consumption in hardware transactional memory systems

Transactional Memory: The Hardware-Software Interface

Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs

Characterizing the Energy Consumption of Software Transactional Memory