NDLI: Reducing Interconnect Delay Uncertainty via Hybrid Polarity Repeater Insertion

Content Provider	IEEE Xplore Digital Library
Author	Akl, C.J. Bayoumi, M.A.
Copyright Year	1993
Abstract	Capacitive crosstalk between adjacent signal wires has significant effect on performance and delay uncertainty of point-to-point on-chip buses in deep submicrometer (DSM) VLSI technologies. We propose a hybrid polarity repeater insertion technique that combines inverting and non-inverting repeater insertion to achieve constant average effective coupling capacitance per wire transition for all possible switching patterns. Theoretical analysis shows the superiority of the proposed method in terms of performance and delay uncertainty compared to conventional and staggered repeater insertion methods. Simulations at the 90-nm node on semi-global METAL5 layer show around 25% reduction in worst case delay and around 86% delay uncertainty minimization compared to standard bus with optimal repeater configuration. The reduction in worst case capacitive coupling reduces peak energy which is a critical factor for thermal regulation and packaging. Isodelay comparisons with standard bus show that the proposed technique achieves considerable reduction in total buffers area, which in turn reduces average energy and peak current. Comparisons with staggered repeater which is one of the simplest and most effective crosstalk reduction techniques in the literature show that hybrid polarity repeater offers higher performance, less delay uncertainty, and reduced sensitivity to repeater placement variation.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1230
Ending Page	1239
Page Count	10
File Size	529612
File Format	PDF
ISSN	10638210
Volume Number	16
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Uncertainty Repeaters Crosstalk Delay effects Wires Very large scale integration Capacitance Performance analysis Thermal factors Packaging repeater insertion Coupling capacitance crosstalk deep submicrometer (DSM) interconnect delay
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Transition Skew Coding for Global On-Chip Interconnect

Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits

Crosstalk modeling for coupled RLC interconnects with application to shield insertion

Optimization of throughput performance for low-power VLSI interconnects

Effects of inductance on the propagation delay and repeater insertion in VLSI circuits

Low-power repeaters driving RC and RLC interconnects with delay and bandwidth constraints

Practical repeater insertion for low power: what repeater library do we need?

Pipelining communications in large VLSI/ULSI systems

Current-Sensing and Repeater Hybrid Circuit Technique for On-Chip Interconnects

Reducing Interconnect Delay Uncertainty via Hybrid Polarity Repeater Insertion

Similar Documents

Transition Skew Coding for Global On-Chip Interconnect

Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits

Crosstalk modeling for coupled RLC interconnects with application to shield insertion

Optimization of throughput performance for low-power VLSI interconnects

Effects of inductance on the propagation delay and repeater insertion in VLSI circuits

Low-power repeaters driving RC and RLC interconnects with delay and bandwidth constraints

Practical repeater insertion for low power: what repeater library do we need?

Pipelining communications in large VLSI/ULSI systems

Current-Sensing and Repeater Hybrid Circuit Technique for On-Chip Interconnects

Reducing Interconnect Delay Uncertainty via Hybrid Polarity Repeater Insertion