NDLI: Transforming Cyclic Circuits Into Acyclic Equivalents

Content Provider	IEEE Xplore Digital Library
Author	Neiroukh, O. Edwards, S.A. Xiaoyu Song
Copyright Year	1982
Abstract	Designers and high-level synthesis tools can introduce unwanted cycles in digital circuits, and for certain combinational functions, cyclic circuits that are stable and do not hold state are the smallest or most natural representations. Cyclic combinational circuits have well-defined functional behavior yet wreak havoc with most logic synthesis and timing tools, which require combinational logic to be acyclic. As such, some sort of cycle-removal step is necessary to handle these circuits with existing tools. We present a two-stage algorithm for transforming a combinational cyclic circuit into an equivalent acyclic circuit. The first part quickly and exactly characterizes all combinational behavior of a cyclic circuit. It starts by applying input patterns to each input and examining the boundary between gates whose outputs are and are not defined to find additional input patterns that make the circuit behave combinationally. It produces sets of assignments to inputs that together cover all combinational behavior. This can be used to report errors, as an optimization aid, or to restructure the circuit into an acyclic equivalent. The second stage of our algorithm does this restructuring by creating an acyclic circuit fragment from each of these assignments and assembles these fragments into an acyclic circuit that reproduces all the combinational behavior of the original cyclic circuit. Experiments show that our algorithm runs in seconds on real-life cyclic circuits, making it useful in practice.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	1775
Ending Page	1787
Page Count	13
File Size	395934
File Format	PDF
ISSN	02780070
Volume Number	27
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Combinational circuits High level synthesis Circuit synthesis Circuit simulation Timing Circuit analysis computing Digital circuits Assembly Logic gates Logic circuits resynthesis Acyclic circuits combinational logic constructiveness cyclic circuits
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analysis of cyclic combinational circuits

Symbolic timing analysis and resynthesis for low power of combinational circuits containing false paths

Performance optimization of pipelined logic circuits using peripheral retiming and resynthesis

An Efficient Timing Model for CMOS Combinational Logic Gates

Switch-Level Logic Simulation of Digital Bipolar Circuits

Hardware accelerators for timing simulation of VLSI digital circuits

Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits

Delay abstraction in combinational logic circuits

Switch-level timing simulation of bipolar ECL circuits

Transforming Cyclic Circuits Into Acyclic Equivalents

Similar Documents

Analysis of cyclic combinational circuits

Symbolic timing analysis and resynthesis for low power of combinational circuits containing false paths

Performance optimization of pipelined logic circuits using peripheral retiming and resynthesis

An Efficient Timing Model for CMOS Combinational Logic Gates

Switch-Level Logic Simulation of Digital Bipolar Circuits

Hardware accelerators for timing simulation of VLSI digital circuits

Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits

Delay abstraction in combinational logic circuits

Switch-level timing simulation of bipolar ECL circuits

Transforming Cyclic Circuits Into Acyclic Equivalents