NDLI: A Delta-Sigma Modulator With a Widely Programmable Center Frequency and 82-dB Peak SNDR

Content Provider	IEEE Xplore Digital Library
Author	Yamamoto, K. Carusone, A.C. Dawson, F.P.
Copyright Year	1966
Abstract	In this paper, analysis and design of a four-bit fourth- order delta-sigma modulator with a widely programmable center frequency are presented. Novel methods for quantizing and implementing the digitally programmable modulator coefficients enable performance comparable to state-of-the-art discrete-time fixed- frequency modulators at any center frequency from DC to 0.31 fs in steps of 0.0052 fs. The 0.18 mum 1.8 V CMOS prototype implemented in a silicon area of 4.5 mm ² consumes 115 mW at a sampling frequency of 40 MHz. The SNDR and SNR over a 310 kHz bandwidth range from 71 dB to 82 dB and from 76 dB to 86 dB, respectively.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	1772
Ending Page	1782
Page Count	11
File Size	1233814
File Format	PDF
ISSN	00189200
Volume Number	43
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delta modulation Modulation coding Frequency Bandwidth Receivers Tuning Sampling methods Oscillators Digital modulation CMOS technology sigma- delta Analog-to-digital converter (ADC) bandpass delta-sigma low-pass multibit programmable tunable
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 1-V 13-mW Single-Path Frequency-Translating $Delta Sigma $ Modulator With 55-dB SNDR and 4-MHz Bandwidth at 225 MHz

Bandpass Sigma–Delta Modulator Employing SAW Resonator as Loop Filter

A Sixth-Order 200 MHz IF Bandpass Sigma-Delta Modulator With Over 68 dB SNDR in 10 MHz Bandwidth

A 3.3-V CMOS 10.7-MHz sixth-order bandpass /spl Sigma//spl Delta/ modulator with 74-dB dynamic range

Electromechanical-Filter-Based Bandpass Sigma–Delta Modulator

A 9 mW Highly-Digitized 802.15.4 Receiver Using Bandpass $SigmaDelta$ ADC and IF Level Detection

Cascaded Complex ADCs With Adaptive Digital Calibration for $I/Q$ Mismatch

An IF-to-Baseband $Sigma Delta$ Modulator for AM/FM/IBOC Radio Receivers With a 118 dB Dynamic Range

A Correlation-Based Background Error Estimation Technique for Bandpass Delta–Sigma ADC DACs

A Delta-Sigma Modulator With a Widely Programmable Center Frequency and 82-dB Peak SNDR

Similar Documents

A 1-V 13-mW Single-Path Frequency-Translating $Delta Sigma $ Modulator With 55-dB SNDR and 4-MHz Bandwidth at 225 MHz

Bandpass Sigma–Delta Modulator Employing SAW Resonator as Loop Filter

A Sixth-Order 200 MHz IF Bandpass Sigma-Delta Modulator With Over 68 dB SNDR in 10 MHz Bandwidth

A 3.3-V CMOS 10.7-MHz sixth-order bandpass /spl Sigma//spl Delta/ modulator with 74-dB dynamic range

Electromechanical-Filter-Based Bandpass Sigma–Delta Modulator

A 9 mW Highly-Digitized 802.15.4 Receiver Using Bandpass $SigmaDelta$ ADC and IF Level Detection

Cascaded Complex ADCs With Adaptive Digital Calibration for $I/Q$ Mismatch

An IF-to-Baseband $Sigma Delta$ Modulator for AM/FM/IBOC Radio Receivers With a 118 dB Dynamic Range

A Correlation-Based Background Error Estimation Technique for Bandpass Delta–Sigma ADC DACs

A Delta-Sigma Modulator With a Widely Programmable Center Frequency and 82-dB Peak SNDR