NDLI: A Correlation-Based Background Error Estimation Technique for Bandpass Delta

Content Provider	IEEE Xplore Digital Library
Author	Witte, P. Kauffman, J.G. Becker, J. Ortmanns, M.
Copyright Year	2004
Abstract	This brief presents a background digital-to-analog converter (DAC) error estimation technique for multibit bandpass Delta-Sigma analog-to-digital converters (ΔΣ ADCs). The technique is used to estimate and linearize the intrinsic mismatches of feedback DAC unit elements of ΔΣ ADCs. It consists of three building blocks, namely, a correlation-based error estimation, which utilizes a test signal to estimate DAC unit element gain mis matches; a digital error correction, which corrects the estimated DAC nonlinearities; and a unit establishing background operation. The method has been successfully utilized for lowpass ΔΣ ADCs and is extended here by using an additional bandpass filter to create a modified test signal, which meets the requirements of bandpass Δ modulators. The method restores highly nonlinear systems back to their ideal linearity while requiring only little additional hardware effort and enables the design of linear multibit bandpass ΔΣ modulators.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	748
Ending Page	752
Page Count	5
File Size	474860
File Format	PDF
ISSN	15497747
Volume Number	58
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Error analysis Analog-digital conversion Hardware Band pass filters Noise measurement Frequency modulation Quantization Sigma delta modulation sigma-delta modulation Analog-to-digital conversion background correction bandpass continuous-time DAC error estimation delta-sigma modulation DS modulation lowpass multibit DAC linearization multibit internal quantization SD modulation
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An 8.5 mW Continuous-Time $Delta Sigma $ Modulator With 25 MHz Bandwidth Using Digital Background DAC Linearization to Achieve 63.5 dB SNDR and 81 dB SFDR

Digital Estimation and Correction of DAC Errors in Multibit Delta-Sigma ADCs (2001)

Nonlinearity correction for multibit /spl Delta//spl Sigma/ DACs

Direct conversion using lowpass sigma-delta modulation

Multibit ΔΣ ADC with Mixed-Mode DAC Error Correction

Background DAC Error Estimation Using a Pseudo Random Noise Based Correlation Technique for Sigma-Delta Analog-to-Digital Converters

Digital Correlation Technique for the Estimation and Correction of DAC Errors in Multibit MASH Delta-Sigma ADCs (2002)

Digitally Place and Routed Up-converting Bandpass DAC

High dynamic range multibit /spl Sigma//spl Delta/ ADC based receiver prototype employing dynamic error correction

A Correlation-Based Background Error Estimation Technique for Bandpass Delta–Sigma ADC DACs

Similar Documents

An 8.5 mW Continuous-Time $Delta Sigma $ Modulator With 25 MHz Bandwidth Using Digital Background DAC Linearization to Achieve 63.5 dB SNDR and 81 dB SFDR

Digital Estimation and Correction of DAC Errors in Multibit Delta-Sigma ADCs (2001)

Nonlinearity correction for multibit /spl Delta//spl Sigma/ DACs

Direct conversion using lowpass sigma-delta modulation

Multibit ΔΣ ADC with Mixed-Mode DAC Error Correction

Background DAC Error Estimation Using a Pseudo Random Noise Based Correlation Technique for Sigma-Delta Analog-to-Digital Converters

Digital Correlation Technique for the Estimation and Correction of DAC Errors in Multibit MASH Delta-Sigma ADCs (2002)

Digitally Place and Routed Up-converting Bandpass DAC

High dynamic range multibit /spl Sigma//spl Delta/ ADC based receiver prototype employing dynamic error correction

A Correlation-Based Background Error Estimation Technique for Bandpass Delta–Sigma ADC DACs