NDLI: Applying CDMA Technique to Network-on-Chip

Content Provider	IEEE Xplore Digital Library
Author	Xin Wang Tapani Ahonen Jari Nurmi
Copyright Year	1993
Abstract	The issues of applying the code-division multiple access (CDMA) technique to an on-chip packet switched communication network are discussed in this paper. A packet switched network-on-chip (NoC) that applies the CDMA technique is realized in register-transfer level (RTL) using VHDL. The realized CDMA NoC supports the globally-asynchronous locally-synchronous (GALS) communication scheme by applying both synchronous and asynchronous designs. In a packet switched NoC, which applies a point-to-point connection scheme, e.g., a ring topology NoC, data transfer latency varies largely if the packets are transferred to different destinations or to the same destination through different routes in the network. The CDMA NoC can eliminate the data transfer latency variations by sharing the data communication media among multiple users concurrently. A six-node GALS CDMA on-chip network is modeled and simulated. The characteristics of the CDMA NoC are examined by comparing them with the characteristics of an on-chip bidirectional ring topology network. The simulation results reveal that the data transfer latency in the CDMA NoC is a constant value for a certain length of packet and is equivalent to the best case data transfer latency in the bidirectional ring network when data path width is set to 32 bits.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1091
Ending Page	1100
Page Count	10
File Size	590152
File Format	PDF
ISSN	10638210
Volume Number	15
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multiaccess communication Network-on-a-chip Packet switching Delay Switching circuits Communication switching Network topology Communication networks System-on-a-chip Switches network-on-chip (NoC) Code-division multiple access (CDMA) integrated circuit (IC) design
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

TDM Virtual-Circuit Configuration for Network-on-Chip

3-D Topologies for Networks-on-Chip

Bounds on the mean system-size and delay for a movable-boundary integrated circuit and packet switched communications channel

Integrated circuit-packet switching NoC with efficient circuit setup mechanism

Distributed code assignments for CDMA packet radio networks

3-D Nanoarchitectures With Carbon Nanotube Mechanical Switches for Future On-Chip Network Beyond CMOS Architecture

An Energy and Performance Exploration of Network-on-Chip Architectures

A Survey of Interconnection Networks

Mapping application-specific topology to mesh topology with reconfigurable switches

Applying CDMA Technique to Network-on-Chip

Similar Documents

TDM Virtual-Circuit Configuration for Network-on-Chip

3-D Topologies for Networks-on-Chip

Bounds on the mean system-size and delay for a movable-boundary integrated circuit and packet switched communications channel

Integrated circuit-packet switching NoC with efficient circuit setup mechanism

Distributed code assignments for CDMA packet radio networks

3-D Nanoarchitectures With Carbon Nanotube Mechanical Switches for Future On-Chip Network Beyond CMOS Architecture

An Energy and Performance Exploration of Network-on-Chip Architectures

A Survey of Interconnection Networks

Mapping application-specific topology to mesh topology with reconfigurable switches

Applying CDMA Technique to Network-on-Chip