NDLI: A Novel Charge Recycling Design Scheme Based on Adiabatic Charge Pump

Content Provider	IEEE Xplore Digital Library
Author	Ka-Ming Keung Manne, V. Tyagi, A.
Copyright Year	1993
Abstract	Power consumption has become a critical design criterion for integrated circuits given the growing importance of portable battery-operated devices. A typical CMOS gate driven by power supply (V_DD), draws energy equal to C_LV_DD ² during every cycle of operation. We propose a new approach to recycle the charge with an adiabatic charge pump that moves the slower adiabatic components away from the critical path of logic. The critical path of the system, and hence the delay, do not change. This is achieved by overlapping the adiabatic charge pump delays with the computing path logic delays. Many embedded high performance applications such as digital signal processing (DSP), which exhibit datapath parallelism, are ideal candidates for this scheme. The proposed method has been implemented in DSP computations. SPICE simulations-based results indicate that the proposed scheme reduces energy consumption in these DSP circuits by as much as 18% (on average 9.94%) with no perceptible loss in performance. The area penalty for these energy savings are in the 1%-2% range, The leakage energy reduction in 45-nm BPTM averages 46%.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	733
Ending Page	745
Page Count	13
File Size	1147773
File Format	PDF
ISSN	10638210
Volume Number	15
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Recycling Charge pumps Digital signal processing Delay Energy consumption Logic Power supplies Parallel processing SPICE Computational modeling low power Chargepump charge recycling
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A low power cross-coupled charge pump with charge recycling scheme

Adiabatic computing: A contemporary review

A low power floating point accumulator

A novel reconfigurable architecture of low-power unsigned multiplier for digital signal processing

A fast carry propagation technique for parallel adders

Embedded power supply for low-power DSP

A low power approach to floating point adder design

A multiple clocking scheme for low-power RTL design

Retargetable compilation for low power

A Novel Charge Recycling Design Scheme Based on Adiabatic Charge Pump

Similar Documents

A low power cross-coupled charge pump with charge recycling scheme

Adiabatic computing: A contemporary review

A low power floating point accumulator

A novel reconfigurable architecture of low-power unsigned multiplier for digital signal processing

A fast carry propagation technique for parallel adders

Embedded power supply for low-power DSP

A low power approach to floating point adder design

A multiple clocking scheme for low-power RTL design

Retargetable compilation for low power

A Novel Charge Recycling Design Scheme Based on Adiabatic Charge Pump