NDLI: Sorter Based Permutation Units for Media-Enhanced Microprocessors

Content Provider	IEEE Xplore Digital Library
Author	Dimitrakopoulos, G. Mavrokefalidis, C. Galanopoulos, K. Nikolos, D.
Copyright Year	1993
Abstract	Single or multibit subword permutations are useful in many multimedia and cryptographic applications. Several specialized instructions have been proposed to handle the required data rearrangements. In this paper, we examine the hardware implementation of the powerful permutation instruction group (GRP). The design of the proposed permutation unit is based on the functionality of sorting networks. Two variants of the sorter-based GRP unit are introduced and analyzed and their energy-delay behavior is investigated using static CMOS implementations in a 130-nm CMOS technology.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	711
Ending Page	715
Page Count	5
File Size	709873
File Format	PDF
ISSN	10638210
Volume Number	15
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Microprocessors Sorting CMOS technology Cryptography Hardware Software algorithms Circuits Multimedia computing Parallel processing Software performance sorting networks data-rearrangement instructions multimedia processors permutation units
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Subword sorting with versatile permutation instructions

Efficient permutation instructions for fast software cryptography

An Energy-Delay Efficient Subword Permutation Unit

Processing element design for a parallel computer

Transactions briefs sorter based permutation units for media-enhanced microprocessors.

Accelerating multimedia with enhanced microprocessors

Bit permutation instructions for accelerating software cryptography

Fast bit permutation unit for media enhanced microprocessors

A Vector Processor Based on One-Bit Microprocessors

Sorter Based Permutation Units for Media-Enhanced Microprocessors

Similar Documents

Subword sorting with versatile permutation instructions

Efficient permutation instructions for fast software cryptography

An Energy-Delay Efficient Subword Permutation Unit

Processing element design for a parallel computer

Transactions briefs sorter based permutation units for media-enhanced microprocessors.

Accelerating multimedia with enhanced microprocessors

Bit permutation instructions for accelerating software cryptography

Fast bit permutation unit for media enhanced microprocessors

A Vector Processor Based on One-Bit Microprocessors

Sorter Based Permutation Units for Media-Enhanced Microprocessors