NDLI: Design, Modeling, and Characterization of Embedded Capacitor Networks for Core Decoupling in the Package

Content Provider	IEEE Xplore Digital Library
Author	Muthana, P. Engin, A.E. Swaminathan, M. Tummala, R. Sundaram, V. Wiedenman, B. Amey, D. Dietz, K.H. Banerji, S.
Copyright Year	1999
Abstract	Embedded passives are gaining in importance due to the reduction in size of electronic products. Capacitors pose the biggest challenge for integration in packages due to the large capacitance required for decoupling high performance circuits. Surface mount discrete (SMD) capacitors become ineffective charge providers above 100 MHz due to the increased effect of loop inductance. This paper focuses on the importance of embedded capacitors above this frequency. Modeling, measurements, and model to hardware correlation of these capacitors are shown. Design and modeling of embedded capacitor arrays for decoupling processors in the midfrequency band (100 MHz-2 GHz) is also highlighted in this paper.
Sponsorship	IEEE Components, Packaging, and Manufacturing Technology Society IEEE Components, Packaging and Manufacturing Technology Society
Starting Page	809
Ending Page	822
Page Count	14
File Size	2604183
File Format	PDF
ISSN	15213323
Volume Number	30
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-11-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency Electronics packaging Voltage Capacitance Impedance Switching circuits Inductance Switched capacitor circuits Semiconductor device noise Clocks thick film Decoupling capacitors embedded capacitors measurement midband frequency modeling package power delivery simulation simultaneous switching noise
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improvements in Noise Suppression for I/O Circuits Using Embedded Planar Capacitors

Methodology for on-package decoupling capacitor selection with considerations of coupled core and IO power delivery network and simultaneous switching noise effects

Decoupling capacitor calculations for CMOS circuits

Design, modeling and characterization of embedded capacitor networks for mid-frequency decoupling in semiconductor systems

On-package decoupling optimization with package macromodels

Significant reduction of power/ground inductive impedance and simultaneous switching noise by using embedded film capacitor

Effects of on-package decoupling capacitors on the simultaneous switching noise

J.kim, “significant reduction of power/ground inductive impedance and simultaneous switching noise by using embedded film capacitor.” electronic performance of electronic packaging (2003).

Canonical Models for Determining the Effect of Decoupling Capacitors on Computer Packages

Design, Modeling, and Characterization of Embedded Capacitor Networks for Core Decoupling in the Package

Similar Documents

Improvements in Noise Suppression for I/O Circuits Using Embedded Planar Capacitors

Methodology for on-package decoupling capacitor selection with considerations of coupled core and IO power delivery network and simultaneous switching noise effects

Decoupling capacitor calculations for CMOS circuits

Design, modeling and characterization of embedded capacitor networks for mid-frequency decoupling in semiconductor systems

On-package decoupling optimization with package macromodels

Significant reduction of power/ground inductive impedance and simultaneous switching noise by using embedded film capacitor

Effects of on-package decoupling capacitors on the simultaneous switching noise

J.kim, “significant reduction of power/ground inductive impedance and simultaneous switching noise by using embedded film capacitor.” electronic performance of electronic packaging (2003).

Canonical Models for Determining the Effect of Decoupling Capacitors on Computer Packages

Design, Modeling, and Characterization of Embedded Capacitor Networks for Core Decoupling in the Package