NDLI: Optimality Study of Logic Synthesis for LUT-Based FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Cong, J. Minkovich, K.
Copyright Year	1982
Abstract	Field-programmable gate-array (FPGA) logic synthesis and technology mapping have been studied extensively over the past 15 years. However, progress within the last few years has slowed considerably (with some notable exceptions). It seems natural to then question whether the current logic-synthesis and technology-mapping algorithms for FPGA designs are producing near-optimal solutions. Although there are many empirical studies that compare different FPGA synthesis/mapping algorithms, little is known about how far these algorithms are from the optimal (recall that both logic-optimization and technology-mapping problems are NP-hard, if we consider area optimization in addition to delay/depth optimization). In this paper, we present a novel method for constructing arbitrarily large circuits that have known optimal solutions after technology mapping. Using these circuits and their derivatives (called Logic synthesis Examples with Known Optimal (LEKO) and Logic synthesis Examples with Known Upper bounds (LEKU), respectively), we show that although leading FPGA technology-mapping algorithms can produce close to optimal solutions, the results from the entire logic-synthesis flow (logicoptimization+mapping) are far from optimal. The LEKU circuits were constructed to show where the logic synthesis flow can be improved, while the LEKO circuits specifically deal with the performance of the technology mapping. The best industrial and academic FPGA synthesis flows are around 70 times larger in terms of area on average and, in some cases, as much as 500 times larger on LEKU examples. These results clearly indicate that there is much room for further research and improvement in FPGA synthesis
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	230
Ending Page	239
Page Count	10
File Size	917383
File Format	PDF
ISSN	02780070
Volume Number	26
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Circuit synthesis Logic circuits Network synthesis Table lookup Design automation Logic gates Algorithm design and analysis Added delay Upper bound optimization methods Circuit optimization circuit synthesis design automation field-programmable gate arrays (FPGAs)
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Area-optimal technology mapping for field-programmable gate arrays based on lookup tables

Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping

Optimality study of logic synthesis for LUT-based FPGAs

Toward Automated ECOs in FPGAs

Active leakage power optimization for FPGAs

Functionally Linear Decomposition and Synthesis of Logic Circuits for FPGAs

Design-specific path delay testing in lookup-table-based FPGAs

Improvements to Technology Mapping for LUT-Based FPGAs

A Layout-Level Logic Restructuring Framework for LUT-Based FPGAs

Optimality Study of Logic Synthesis for LUT-Based FPGAs

Similar Documents

Area-optimal technology mapping for field-programmable gate arrays based on lookup tables

Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping

Optimality study of logic synthesis for LUT-based FPGAs

Toward Automated ECOs in FPGAs

Active leakage power optimization for FPGAs

Functionally Linear Decomposition and Synthesis of Logic Circuits for FPGAs

Design-specific path delay testing in lookup-table-based FPGAs

Improvements to Technology Mapping for LUT-Based FPGAs

A Layout-Level Logic Restructuring Framework for LUT-Based FPGAs

Optimality Study of Logic Synthesis for LUT-Based FPGAs