NDLI: Over-100-Gb/s 1:2 Demultiplexer Based on InP HBT Technology

Content Provider	IEEE Xplore Digital Library
Author	Suzuki, Y. Mamada, M. Yamazaki, Z.
Copyright Year	1966
Abstract	A 1:2 demultiplexer (DEMUX) IC based on InP HBT technology and operating over 100 Gb/s was developed. This IC provides high-speed operation with high signal quality and a wide timing margin by means of broadband impedance matching with double terminations and interconnection lines with a low phase constant in the data and clock distributions. It also obtains excellent eye openings with 550-mV_p-p output voltage swings, less than 600-fs rms jitter, and error-free operation for 2³¹ -1 at a data rate of 100 Gb/s. Moreover, mounted in a module, the DEMUX IC chip enables module operation at a data rate of 110 Gb/s. To the best of our knowledge, this is the highest data rate yet reported for DE-MUXs.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	2594
Ending Page	2599
Page Count	6
File Size	1704158
File Format	PDF
ISSN	00189200
Volume Number	42
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Indium phosphide Heterojunction bipolar transistors Clocks Flip-flops Optical transmitters Timing Optical receivers High speed integrated circuits High speed optical techniques Integrated circuit interconnections optical communication Demultiplexing error-free operation flip-flops heterojunction bipolar transistors high-speed integrated circuits InP HBT multiplexing
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs

50-Gb/s 4-b multiplexer/demultiplexer chip set using InP HEMTs

100-Gb/s multiplexing and demultiplexing IC operations in InP HEMT technology

Highly integrated InP HBT optical receivers

Ultrahigh-Speed Low-Power DACs Using InP HBTs for Beyond-100-Gb/s/ch Optical Transmission Systems

Design of high-speed master-slave D-type flip-flop in InP DHBT technology

STS-768 multiplexer with full-rate output data retimer in InP HBT

Ultrahigh-speed heterojunction bipolar transistor multiplexer/demultiplexer ICs

100 GHz+ Gain-Bandwidth Differential Amplifiers in a Wafer Scale Heterogeneously Integrated Technology Using 250 nm InP DHBTs and 130 nm CMOS

Over-100-Gb/s 1:2 Demultiplexer Based on InP HBT Technology

Similar Documents

120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs

50-Gb/s 4-b multiplexer/demultiplexer chip set using InP HEMTs

100-Gb/s multiplexing and demultiplexing IC operations in InP HEMT technology

Highly integrated InP HBT optical receivers

Ultrahigh-Speed Low-Power DACs Using InP HBTs for Beyond-100-Gb/s/ch Optical Transmission Systems

Design of high-speed master-slave D-type flip-flop in InP DHBT technology

STS-768 multiplexer with full-rate output data retimer in InP HBT

Ultrahigh-speed heterojunction bipolar transistor multiplexer/demultiplexer ICs

100 GHz+ Gain-Bandwidth Differential Amplifiers in a Wafer Scale Heterogeneously Integrated Technology Using 250 nm InP DHBTs and 130 nm CMOS

Over-100-Gb/s 1:2 Demultiplexer Based on InP HBT Technology