NDLI: A 50-GHz Phase-Locked Loop in 0.13-<formula formulatype=inline><tex>$mu$</tex> </formula>m CMOS

Content Provider	IEEE Xplore Digital Library
Author	Changhua Cao Yanping Ding O, K.K.
Copyright Year	1966
Abstract	A 50-GHz charge pump phase-locked loop (PLL) utilizing an LC-oscillator-based injection-locked frequency divider (ILFD) was fabricated in 0.13-mum logic CMOS process. The PLL can be locked from 45.9 to 50.5 GHz and output power level is around -10 dBm. The operating frequency range is increased by tracking the self-oscillation frequencies of the voltage-controlled oscillator (VCO) and the frequency divider. The PLL including buffers consumes 57 mW from 1.5/0.8-V supplies. The phase noise at 50 kHz, 1 MHz, and 10 MHz offset from the carrier is -63.5, -72, and -99 dBc/Hz, respectively. The PLL also outputs second-order harmonics at frequencies between 91.8 and 101 GHz. The output frequency of 101 GHz is the highest for signals locked by a PLL fabricated using the silicon integrated circuits technology.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	1649
Ending Page	1656
Page Count	8
File Size	1119371
File Format	PDF
ISSN	00189200
Volume Number	42
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase locked loops Frequency conversion Voltage-controlled oscillators Charge pumps CMOS logic circuits CMOS process Power generation Phase noise Silicon Integrated circuit technology push-push voltage-controlled oscillator (VCO) CMOS injection-locked frequency divider (ILFD) millimeter-wave phase-locked loop (PLL)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 24-GHz divide-by-4 injection-locked frequency divider in 0.13-μm CMOS technology

A 29.5 to 31.7 GHz PLL in 65 nm CMOS technology

A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS

High performance injection-locked frequency divider with 50 GHz LC cross-coupled oscillator in 0.18 µm CMOS process

A Millimeter-Wave CMOS Triple-Band Phase-Locked Loop With A Multimode LC-Based ILFD

A 60 GHz CMOS PLL synthesizer using a wideband injection-locked frequency divider with fast calibration technique

A 5-GHz CMOS Frequency Synthesizer With an Injection-Locked Frequency Divider and Differential Switched Capacitors

An ultra low-power 24 GHz Phase-lock-loop with low phase-noise VCO embedded in 0.18 µm CMOS process

Dual-injection-locked ½ divider with optimized VCO loaded Q and current

A 50-GHz Phase-Locked Loop in 0.13-$mu$ m CMOS

Similar Documents

A 24-GHz divide-by-4 injection-locked frequency divider in 0.13-μm CMOS technology

A 29.5 to 31.7 GHz PLL in 65 nm CMOS technology

A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS

High performance injection-locked frequency divider with 50 GHz LC cross-coupled oscillator in 0.18 µm CMOS process

A Millimeter-Wave CMOS Triple-Band Phase-Locked Loop With A Multimode LC-Based ILFD

A 60 GHz CMOS PLL synthesizer using a wideband injection-locked frequency divider with fast calibration technique

A 5-GHz CMOS Frequency Synthesizer With an Injection-Locked Frequency Divider and Differential Switched Capacitors

An ultra low-power 24 GHz Phase-lock-loop with low phase-noise VCO embedded in 0.18 µm CMOS process

Dual-injection-locked ½ divider with optimized VCO loaded Q and current

A 50-GHz Phase-Locked Loop in 0.13-$mu$ m CMOS