NDLI: 60-Channel 10 <formula formulatype=inline><tex>$mu$</tex></formula>s Time-Resolution Counter Array for Long Term Continuous Event Counting

Content Provider	IEEE Xplore Digital Library
Author	Audino, D. Baronti, F. Roncella, R. Saletti, R. Tisa, S. Zappa, F. Belluso, M. Bonanno, G.
Copyright Year	1963
Abstract	Experiments in nuclear physics, biomedicine and astronomy often require pulse-counting electronics for large numbers of channels. This paper describes an event-counting system attached to 60 channels of an innovative monolithic array of single- photon avalanche diodes (SPADA) intended for astronomical use. The system can capture events with pulse-counting rates of up to 20 MHz, a minimum integration time of 10 mus, which results in a data acquisition rate of 100 000 frames per second. It can also store several hours' worth of data. This performance is achieved in a system that offers a high degree of flexibility, is small in size and has a low cost. The implementation is based on a commercial-off-the-shelf (COTS) single board, fitted with an FPGA and a DSP. This board is connected to a PC by means of an IEEE 1394 high-speed serial link which stores the collected data and functions as a TCP/IP server. The data acquisition parameters, as well as the collected data, can be accessed by means of a custom-designed interface running on a TCP/IP client. A proof-of-concept system has been assembled and some test stand results are presented and discussed.
Sponsorship	IEEE Nuclear and Plasma Sciences Society Computer Applications in Nuclear and Plasma Sciences (CANPS) Lawrence Berkeley Lab. Lawrence Livermore Nat. Lab. APS College of William and Mary Continuous Electron Beam Accelerator Facility NASA Defence Nuclear Agency Sandia National Laboratories Jet Propulsion Laboratory Brookhaven Nat. Lab. Lawrence Livermore Nat. Lab IEEE/NPPS Radiat. Effects Committee Defence Nuclear Agency/DoD Sandia National Laboratories/DOE Jet Propulsion Laboratory/NASA Phillips Lab./DoD
Starting Page	549
Ending Page	554
Page Count	6
File Size	660329
File Format	PDF
ISSN	00189499
Volume Number	54
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Counting circuits Data acquisition TCPIP Nuclear physics Astronomy Nuclear electronics Diodes Costs Field programmable gate arrays Digital signal processing radiation detectors counting circuits digital signal processors field programmable gate arrays imaging
Content Type	Text
Resource Type	Article
Subject	Nuclear and High Energy Physics Electrical and Electronic Engineering Nuclear Energy and Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Digital System for Acquisition and Processing of Detected Images

A High-Resolution TDC-Based Board for a Fully Digital Trigger and Data Acquisition System in the NA62 Experiment at CERN

A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays

Digital Signal Processing Techniques to Improve Time Resolution in Positron Emission Tomography

Improving FPGA Performance for Carry-Save Arithmetic

High-density zero suppressor and encoder VME board using field programmable gate array

Single event upset and hardening in 0.15 /spl mu/m antifuse-based field programmable gate array

A New Interface Technique for the Acquisition of Multiple Multi-Channel High Speed ADCs

High Speed Multichannel Charge Sensitive Data Acquisition System With Self-Triggered Event Timing

60-Channel 10 $mu$s Time-Resolution Counter Array for Long Term Continuous Event Counting

Similar Documents

Digital System for Acquisition and Processing of Detected Images

A High-Resolution TDC-Based Board for a Fully Digital Trigger and Data Acquisition System in the NA62 Experiment at CERN

A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays

Digital Signal Processing Techniques to Improve Time Resolution in Positron Emission Tomography

Improving FPGA Performance for Carry-Save Arithmetic

High-density zero suppressor and encoder VME board using field programmable gate array

Single event upset and hardening in 0.15 /spl mu/m antifuse-based field programmable gate array

A New Interface Technique for the Acquisition of Multiple Multi-Channel High Speed ADCs

High Speed Multichannel Charge Sensitive Data Acquisition System With Self-Triggered Event Timing

60-Channel 10 $mu$s Time-Resolution Counter Array for Long Term Continuous Event Counting