NDLI: Unified Systolic-Like Architecture for DCT and DST Using Distributed Arithmetic

Content Provider	IEEE Xplore Digital Library
Author	Meher, P.K.
Copyright Year	2004
Abstract	A common computing-core representation of the discrete cosine transform and discrete sine transform is derived and a reduced-complexity algorithm is developed for computation of the proposed computing-core. A parallel architecture based on the principle of distributed arithmetic is designed further for the computation of these transforms using the common-core algorithm. The proposed scheme not only leads to a systolic-like regular and modular hardware for computing these transforms, but also offers significant improvement in area-time efficiency over the existing structures. The structure proposed here is devoid of complicated input/output mapping and does not involve any complex control. Unlike the convolution-based structures, it does not restrict the transform length to be a prime or multiple of prime and can be utilized as a reusable core for cost-effective, memory-efficient, high-throughput implementation of either of these transforms
Sponsorship	IEEE Circuits and Systems Society
Starting Page	2656
Ending Page	2663
Page Count	8
File Size	392196
File Format	PDF
ISSN	15498328
Volume Number	53
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Discrete cosine transforms Arithmetic Hardware Discrete transforms Signal processing algorithms Very large scale integration Computer architecture Distributed computing Algorithm design and analysis Systolic arrays VLSI Digital signal processing chip discrete cosine transform (DCT) discrete sine transform (DST) distributed arithmetic systolic array
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

New Systolic Algorithm and Array Architecture for Prime-Length Discrete Sine Transform

Systolic Designs for DCT Using a Low-Complexity Concurrent Convolutional Formulation

Systolic algorithms and a memory-based design approach for a unified architecture for the computation of DCT/DST/IDCT/IDST

A systolic array architecture for the discrete sine transform

On the Error-Free Realization of a Scaled DCT Algorithm and Its VLSI Implementation

An Efficient Unified Framework for Implementation of a Prime-Length DCT/IDCT With High Throughput

A novel systolic array structure for DCT

Efficient Systolic Implementation of DFT Using a Low-Complexity Convolution-Like Formulation

Highly concurrent reduced-complexity 2-D systolic array for discrete Fourier transform

Unified Systolic-Like Architecture for DCT and DST Using Distributed Arithmetic

Similar Documents

New Systolic Algorithm and Array Architecture for Prime-Length Discrete Sine Transform

Systolic Designs for DCT Using a Low-Complexity Concurrent Convolutional Formulation

Systolic algorithms and a memory-based design approach for a unified architecture for the computation of DCT/DST/IDCT/IDST

A systolic array architecture for the discrete sine transform

On the Error-Free Realization of a Scaled DCT Algorithm and Its VLSI Implementation

An Efficient Unified Framework for Implementation of a Prime-Length DCT/IDCT With High Throughput

A novel systolic array structure for DCT

Efficient Systolic Implementation of DFT Using a Low-Complexity Convolution-Like Formulation

Highly concurrent reduced-complexity 2-D systolic array for discrete Fourier transform

Unified Systolic-Like Architecture for DCT and DST Using Distributed Arithmetic