NDLI: VCO Design With On-Chip Calibration System

Content Provider	IEEE Xplore Digital Library
Author	Vaananen, P. Mikkola, N. Helio, P.
Copyright Year	2004
Abstract	This paper presents a low-supply voltage integrated CMOS voltage-controlled oscillator (VCO) with an on-chip digital VCO calibration control system. The VCO utilizes various state-of-the-art design methods to achieve low phase noise. The calibration system includes a novel high-speed digital divide by two circuit and a counter running on 1-GHz input to enable on-chip frequency measurement. An arithmetic unit and algorithms to perform the calibration are implemented using on-chip logic. Two different types of calibration methods have been implemented and measured in order to compare the proposed VCO gain optimization method with more conventional type of VCO calibration. The measurements show that the VCO design has phase noise from -120.5 dBc/Hz to -118.7 dBc/Hz @ 400-kHz offset, measured over the frequency range from 1.67 to 1.93 GHz. The proposed VCO gain optimization method is capable of reducing the K_VCO peak-to-peak variation of the presented VCO design from 54.4% to 29.8% in DCS1800 and PCS1900 GSM transmission bands when compared to the conventional type of calibration method
Sponsorship	IEEE Circuits and Systems Society
Starting Page	2157
Ending Page	2166
Page Count	10
File Size	1137554
File Format	PDF
ISSN	15498328
Volume Number	53
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Voltage-controlled oscillators System-on-a-chip Calibration Frequency measurement Phase noise Optimization methods Noise measurement Phase measurement Digital control Voltage control VCO gain Circuit tuning CMOS mixed mode circuits low voltage phase noise voltage-controlled oscillator (VCO) VCO calibration
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL

An Ultra-Compact Differentially Tuned 6-GHz CMOS LC-VCO With Dynamic Common-Mode Feedback

A Low-Noise Multi-GHz CMOS Multiloop Ring Oscillator With Coarse and Fine Frequency Tuning

Wideband Multi-Mode CMOS VCO Design Using Coupled Inductors

A Continuously Tunable Hybrid LC-VCO PLL With Mixed-Mode Dual-Path Control and Bi-level $Delta-Sigma$ Modulated Coarse Tuning

A Wideband Low Phase-Noise LC-VCO With Programmable $K_{rm VCO}$

Modeling, design and characterization of a new low-jitter analog dual tuning LC-VCO PLL architecture

A 4.39–5.26 GHz LC-Tank CMOS Voltage-Controlled Oscillator With Small VCO-Gain Variation

A 12-GHz Fully Integrated Cascode CMOS $LC$ VCO With $Q$-Enhancement Circuit

VCO Design With On-Chip Calibration System

Similar Documents

An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL

An Ultra-Compact Differentially Tuned 6-GHz CMOS LC-VCO With Dynamic Common-Mode Feedback

A Low-Noise Multi-GHz CMOS Multiloop Ring Oscillator With Coarse and Fine Frequency Tuning

Wideband Multi-Mode CMOS VCO Design Using Coupled Inductors

A Continuously Tunable Hybrid LC-VCO PLL With Mixed-Mode Dual-Path Control and Bi-level $Delta-Sigma$ Modulated Coarse Tuning

A Wideband Low Phase-Noise LC-VCO With Programmable $K_{rm VCO}$

Modeling, design and characterization of a new low-jitter analog dual tuning LC-VCO PLL architecture

A 4.39–5.26 GHz LC-Tank CMOS Voltage-Controlled Oscillator With Small VCO-Gain Variation

A 12-GHz Fully Integrated Cascode CMOS $LC$ VCO With $Q$-Enhancement Circuit

VCO Design With On-Chip Calibration System