NDLI: Digital Anti-Windup PI Controllers for Variable-Speed Motor Drives Using FPGA and Stochastic Theory

Content Provider	IEEE Xplore Digital Library
Author	Da Zhang Hui Li Collins, E.G.
Copyright Year	1986
Abstract	The windup phenomenon occurs when the output of a proportional-integral (PI) controller is saturated, which results in performance degradation or even instability. In this letter, three new anti-windup algorithms are proposed for a digital PI-speed controller to improve the control performance of variable-speed motor drives. These designs are implemented in a field programmable gate array (FPGA) device and stochastic theory is employed to enhance the computational capability of FPGA. Compared with conventional digital anti-windup techniques, the proposed methods offer several advantages: large dynamic range, easy digital design, minimal scaling of digital circuits, reconfigurability, and direct hardware implementation, while maintaining high control performance. The developed controllers are applied to the speed control of a field-oriented controlled induction motor drive using a hardware-in-the-loop test bench. The improved speed responses confirm the effectiveness of the proposed anti-windup schemes
Sponsorship	IEEE Power Electronics Society
Starting Page	1496
Ending Page	1501
Page Count	6
File Size	1372260
File Format	PDF
ISSN	08858993
Volume Number	21
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital control Motor drives Field programmable gate arrays Stochastic processes Windup Pi control Proportional control Degradation Dynamic range Digital circuits variable-speed motor drive Anti-windup field programmable gate arrays (FPGA) proportional–integral (PI) control stochastic theory
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Stochastic-Based FPGA Controller for an Induction Motor Drive With Integrated Neural Network Algorithms

Anti-Windup PID Controller With Integral State Predictor for Variable-Speed Motor Drives

Adaptive Sensorless Induction Motor Drive with Sliding Mode Controllers: Analysis, Simulation, and FPGA Based Implementation

Design and Implementation of Modular FPGA-Based PID Controllers

FPGA-Based Current Controllers for AC Machine Drives—A Review

FPGA-Based Adaptive Backstepping Sliding-Mode Control for Linear Induction Motor Drive

A VHDL Holistic Modeling Approach and FPGA Implementation of a Digital Sensorless Induction Motor Control Scheme

Comments on “Antiwindup Strategy for PI-Type Speed Controller”

FPGA-Based Speed Control IC for PMSM Drive With Adaptive Fuzzy Control

Digital Anti-Windup PI Controllers for Variable-Speed Motor Drives Using FPGA and Stochastic Theory

Similar Documents

A Stochastic-Based FPGA Controller for an Induction Motor Drive With Integrated Neural Network Algorithms

Anti-Windup PID Controller With Integral State Predictor for Variable-Speed Motor Drives

Adaptive Sensorless Induction Motor Drive with Sliding Mode Controllers: Analysis, Simulation, and FPGA Based Implementation

Design and Implementation of Modular FPGA-Based PID Controllers

FPGA-Based Current Controllers for AC Machine Drives—A Review

FPGA-Based Adaptive Backstepping Sliding-Mode Control for Linear Induction Motor Drive

A VHDL Holistic Modeling Approach and FPGA Implementation of a Digital Sensorless Induction Motor Control Scheme

Comments on “Antiwindup Strategy for PI-Type Speed Controller”

FPGA-Based Speed Control IC for PMSM Drive With Adaptive Fuzzy Control

Digital Anti-Windup PI Controllers for Variable-Speed Motor Drives Using FPGA and Stochastic Theory