NDLI: A 5-GHz 108-Mb/s 2<formula formulatype=inline> <tex>$times$</tex></formula>2 MIMO Transceiver RFIC With Fully Integrated 20.5-dBm <formula formulatype=inline><tex>${rm P}_{rm 1dB}$</tex></formula> Power Amplifiers in 90-nm CMOS

Content Provider	IEEE Xplore Digital Library
Author	Palaskas, Y. Ravi, A. Pellerano, S. Carlton, B.R. Elmala, M.A. Bishop, R. Banerjee, G. Nicholls, R.B. Ling, S.K. Dinur, N. Taylor, S.S. Soumyanath, K.
Copyright Year	1966
Abstract	Multiple antenna transceivers combined with MIMO signal processing offer the potential for increased data rates and/or range in wireless systems. This paper presents a fully integrated 5-GHz 2times2 MIMO WLAN transceiver RFIC implemented in 90-nm CMOS. The paper identifies the key MIMO integration issues and proposes techniques to optimize MIMO performance. It is shown that crosstalk between the multiple transceivers residing on the same die can degrade MIMO performance and has to be carefully minimized, especially when power amplifiers are integrated on-die. A shared LO generation and distribution network is designed to maximize MIMO phase noise immunity without introducing undesired crosstalk. The fabricated MIMO receiver achieves a sensitivity of -63 dBm while receiving 108Mb/s in MIMO spatial multiplexing mode in the presence of a 25-ns Rayleigh fading channel. The sensitivity of a single receiver in the presence of AWGN noise is -76 dBm. Linearized 3.3-V 5-GHz power amplifiers with P_1dB=20.5<!-- Character "\" changed to \ -->\ dBm deliver an average power of +13/+16 dBm each, in MIMO/SISO modes respectively (EVM=-27/-25 dB). The measured performance demonstrates the effectiveness of the isolation techniques employed. The system in a package includes an 18 mm² die and microstrip front-end matching networks implemented on a flip-chip package
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	2746
Ending Page	2756
Page Count	11
File Size	2505207
File Format	PDF
ISSN	00189200
Volume Number	41
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MIMO Transceivers Crosstalk Power amplifiers Packaging Signal processing Wireless LAN Radiofrequency integrated circuits Degradation Phase noise wireless LAN (WLAN) RFIC spatial multiplexing
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A fully integrated multiband MIMO WLAN transceiver RFIC

A Fully Integrated 2 $,times,$2 Power Amplifier for Dual Band MIMO 802.11n WLAN Application Using SiGe HBT Technology

A multiband /spl Delta//spl Sigma/ fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC

A Fully Integrated MIMO Multiband Direct Conversion CMOS Transceiver for WLAN Applications (802.11n)

A 2.4-GHz dual-mode 0.18-/spl mu/m CMOS transceiver for Bluetooth and 802.11b

Linearized Dual-Band Power Amplifiers With Integrated Baluns in 65 nm CMOS for a 2$, times ,$2 802.11n MIMO WLAN SoC

A fully integrated 24-dBm CMOS power amplifier for 802.11a WLAN applications

A Fully Integrated Low-Power High-Coexistence 2.4-GHz ZigBee Transceiver for Biomedical and Healthcare Applications

A 65-nm CMOS Fully Integrated Transceiver Module for 60-GHz Wireless HD Applications

A 5-GHz 108-Mb/s 2 $times$2 MIMO Transceiver RFIC With Fully Integrated 20.5-dBm ${rm P}_{rm 1dB}$ Power Amplifiers in 90-nm CMOS

Similar Documents

A fully integrated multiband MIMO WLAN transceiver RFIC

A Fully Integrated 2 $,times,$2 Power Amplifier for Dual Band MIMO 802.11n WLAN Application Using SiGe HBT Technology

A multiband /spl Delta//spl Sigma/ fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC

A Fully Integrated MIMO Multiband Direct Conversion CMOS Transceiver for WLAN Applications (802.11n)

A 2.4-GHz dual-mode 0.18-/spl mu/m CMOS transceiver for Bluetooth and 802.11b

Linearized Dual-Band Power Amplifiers With Integrated Baluns in 65 nm CMOS for a 2$, times ,$2 802.11n MIMO WLAN SoC

A fully integrated 24-dBm CMOS power amplifier for 802.11a WLAN applications

A Fully Integrated Low-Power High-Coexistence 2.4-GHz ZigBee Transceiver for Biomedical and Healthcare Applications

A 65-nm CMOS Fully Integrated Transceiver Module for 60-GHz Wireless HD Applications

A 5-GHz 108-Mb/s 2 $times$2 MIMO Transceiver RFIC With Fully Integrated 20.5-dBm ${rm P}_{rm 1dB}$ Power Amplifiers in 90-nm CMOS