NDLI: A 640-Mb/s 2048-bit programmable LDPC decoder chip

Content Provider	IEEE Xplore Digital Library
Author	Mansour, M.M. Shanbhag, N.R.
Copyright Year	1966
Abstract	A 14.3-mm/sup 2/ code-programmable and code-rate tunable decoder chip for 2048-bit low-density parity-check (LDPC) codes is presented. The chip implements the turbo-decoding message-passing (TDMP) algorithm for architecture-aware (AA-)LDPC codes which has a faster convergence rate and hence a throughput advantage over the standard decoding algorithm. It employs a reduced complexity message computation mechanism free of lookup tables, and features a programmable network for message interleaving based on the code structure. The chip decodes any mix of 2048-bit rate-1/2 (3,6)-regular AA-LDPC codes in standard mode by programming the network, and attains a throughput of 640 Mb/s at 125 MHz for 10 TDMP-decoding iterations. In augmented mode, the code rate can be tuned up to 14/16 in steps of 1/16 by augmenting the code. The chip is fabricated in 0.18-/spl mu/m six-metal-layer CMOS technology, operates at a peak clock frequency of 125 MHz at 1.8 V (nominal), and dissipates an average power of 787 mW.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	684
Ending Page	698
Page Count	15
File Size	1827363
File Format	PDF
ISSN	00189200
Volume Number	41
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Parity check codes Throughput Code standards CMOS technology Convergence Computer networks Table lookup Interleaved codes Iterative decoding Clocks VLSI decoder architectures Architecture-aware low-density parity-check (AA-LDPC) codes iterative decoders LDPC codes turbo-decoding message-passing (TDMP) algorithm
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-voltage CMOS circuits for analog iterative decoders

Block-Interlaced LDPC Decoders With Reduced Interconnect Complexity

Design of a High-Throughput QC-LDPC Decoder With TDMP Scheduling

A Turbo-Decoding Message-Passing Algorithm for Sparse Parity-Check Matrix Codes

An LDPC Decoder Chip Based on Self-Routing Network for IEEE 802.16e Applications

Low-Complexity Reliability-Based Message-Passing Decoder Architectures for Non-Binary LDPC Codes

Fully Parallel Stochastic LDPC Decoders

Properties of optimum binary message-passing decoders

Implementation of a Flexible LDPC Decoder

A 640-Mb/s 2048-bit programmable LDPC decoder chip

Similar Documents

Low-voltage CMOS circuits for analog iterative decoders

Block-Interlaced LDPC Decoders With Reduced Interconnect Complexity

Design of a High-Throughput QC-LDPC Decoder With TDMP Scheduling

A Turbo-Decoding Message-Passing Algorithm for Sparse Parity-Check Matrix Codes

An LDPC Decoder Chip Based on Self-Routing Network for IEEE 802.16e Applications

Low-Complexity Reliability-Based Message-Passing Decoder Architectures for Non-Binary LDPC Codes

Fully Parallel Stochastic LDPC Decoders

Properties of optimum binary message-passing decoders

Implementation of a Flexible LDPC Decoder

A 640-Mb/s 2048-bit programmable LDPC decoder chip