NDLI: Analysis and design of high-performance asynchronous sigma-delta Modulators with a binary quantizer

Content Provider	IEEE Xplore Digital Library
Author	Ouzounov, S. Engel Roza Hegt, J.A. van der Weide, G. van Roermund, A.H.M.
Copyright Year	1966
Abstract	Asynchronous sigma-delta modulators (ASDMs) are closed-loop nonlinear systems that transform the information in the amplitude of their input signal into time information in the output signal, without suffering from quantization noise such as in synchronous sigma-delta modulators. This is an important advantage with many interesting applications. In contrast with their synchronous counterparts, ASDMs have been underexposed. Both conceptually and analytically, they are quite complex. This paper investigates in detail the analysis, design and circuit-implementation aspects of ASDMs with a binary quantizer. In the ASDM, the amplitude-time transformation is done using an inherent self-oscillation denoted as a limit cycle. The oscillation frequency is addressed as the main design parameter that determines the spectral properties of the ASDMs and the quality of the amplitude-time transformation. Analytical and graphical derivations of the limit cycle frequency are treated. The impact of the filter order and the properties of the nonlinear element are elaborated on. Circuit implementations and the tradeoffs in the design are presented for a first- and a second-order ASDM that target the VDSL front-end specifications. Prototypes are implemented in a digital 0.18-/spl mu/m 1.8-V CMOS technology. The measured SFDR is 75dB in a frequency band of 8MHz for the first-order ASDM, and 72dB in a band of 12MHz for the second-order ASDM. The dissipated power is 1.5 mW and 2.2 mW, respectively.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	588
Ending Page	596
Page Count	9
File Size	848359
File Format	PDF
ISSN	00189200
Volume Number	41
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delta-sigma modulation Variable speed drives Frequency Amplitude modulation Limit-cycles CMOS technology Nonlinear systems Quantization Circuit noise Noise level sigma-delta Asynchronous modulation CMOS describing function
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Analog Squaring Technique Based on Asynchronous Sigma–Delta Modulation

The Structure of Quantization Noise from Sigma-Delta Modulation

A practical /spl Delta/-/spl Sigma/ modulator design method based on periodical behavior analysis

Sigma-delta modulators operating at a limit cycle

Mathematical Analysis of a Prime Modulus Quantizer MASH Digital Delta–Sigma Modulator

Architectures for Maximum-Sequence-Length Digital Delta-Sigma Modulators

Detection and Removal of Limit Cycles in Sigma Delta Modulators

Nonlinear Stability Prediction of Multibit Delta–Sigma Modulators for Sinusoidal Inputs

A Describing Function Study of Saturated Quantization and Its Application to the Stability Analysis of Multi-Bit Sigma Delta Modulators

Analysis and design of high-performance asynchronous sigma-delta Modulators with a binary quantizer

Similar Documents

An Analog Squaring Technique Based on Asynchronous Sigma–Delta Modulation

The Structure of Quantization Noise from Sigma-Delta Modulation

A practical /spl Delta/-/spl Sigma/ modulator design method based on periodical behavior analysis

Sigma-delta modulators operating at a limit cycle

Mathematical Analysis of a Prime Modulus Quantizer MASH Digital Delta–Sigma Modulator

Architectures for Maximum-Sequence-Length Digital Delta-Sigma Modulators

Detection and Removal of Limit Cycles in Sigma Delta Modulators

Nonlinear Stability Prediction of Multibit Delta–Sigma Modulators for Sinusoidal Inputs

A Describing Function Study of Saturated Quantization and Its Application to the Stability Analysis of Multi-Bit Sigma Delta Modulators

Analysis and design of high-performance asynchronous sigma-delta Modulators with a binary quantizer