NDLI: A VLSI analog computer/digital computer accelerator

Content Provider	IEEE Xplore Digital Library
Author	Cowan, G.E.R. Melville, R.C. Tsividis, Y.P.
Copyright Year	1966
Abstract	The design of a single-chip VLSI analog computer fabricated in a 0.25-/spl mu/m CMOS process is described. It contains 80 integrators, 336 other linear and nonlinear analog functional blocks, switches for their interconnection, and circuitry to enable the system's programing and control. The IC is controlled, programmed and measured by a PC via a data acquisition card. This arrangement has been used to simulate ordinary differential equations (ODEs), partial differential equations, and stochastic differential equations with moderate accuracy, significantly faster than a modern workstation. Techniques for using the digital computer to refine the solution from the analog computer are presented. Solutions from the analog computer have been used to accelerate a digital computer's solution of the periodic steady state of an ODE by more than 10/spl times/. The IC occupies 1 cm/sup 2/ and consumes 300 mW. An analysis has been done showing that the analog computer dissipates 0.02% to 1% of the energy of a general purpose digital microprocessor and about 2% to 20% of the energy of a digital signal processor, when solving the same differential equation.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	42
Ending Page	53
Page Count	12
File Size	1533315
File Format	PDF
ISSN	00189200
Volume Number	41
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Analog computers Very large scale integration Acceleration Differential equations CMOS process Switching circuits Switches Integrated circuit interconnections Nonlinear control systems Control systems very-large-scale integration analog integrated circuits CMOS analog integrated circuits coprocessor differential equations programmable circuits stochastic differential equations
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analog neural programmable optimizers in CMOS VLSI technologies

Fault tolerance in VLSI circuits

VLSI technology for telecommunication ICs

Subthreshold CMOS Array for Generating a Gaussian Distribution of Currents

CMOS VLSI Applications in Broadband Circuit Switching

Sample-set differential logic (SSDL) for complex high-speed VLSI

Three-dimensional integration: technology, use, and issues for mixed-signal applications

Interconnect-Aware Design of Fast Large Fan-In CMOS Multiplexers

A monotonic digitally controlled delay element

A VLSI analog computer/digital computer accelerator

Similar Documents

Analog neural programmable optimizers in CMOS VLSI technologies

Fault tolerance in VLSI circuits

VLSI technology for telecommunication ICs

Subthreshold CMOS Array for Generating a Gaussian Distribution of Currents

CMOS VLSI Applications in Broadband Circuit Switching

Sample-set differential logic (SSDL) for complex high-speed VLSI

Three-dimensional integration: technology, use, and issues for mixed-signal applications

Interconnect-Aware Design of Fast Large Fan-In CMOS Multiplexers

A monotonic digitally controlled delay element

A VLSI analog computer/digital computer accelerator