NDLI: Virtex FPGA implementation of a pipelined adaptive LMS predictor for electronic support measures receivers

Content Provider	IEEE Xplore Digital Library
Author	Lok-Kee Ting Woods, R. Cowan, C.F.N.
Copyright Year	1993
Abstract	High-speed field-programmable gate array (FPGA) implementations of an adaptive least mean square (LMS) filter with application in an electronic support measures (ESM) digital receiver, are presented. They employ "fine-grained" pipelining, i.e., pipelining within the processor and result in an increased output latency when used in the LMS recursive system. Therefore, the major challenge is to maintain a low latency output whilst increasing the pipeline stage in the filter for higher speeds. Using the delayed LMS (DLMS) algorithm, fine-grained pipelined FPGA implementations using both the direct form (DF) and the transposed form (TF) are considered and compared. It is shown that the direct form LMS filter utilizes the FPGA resources more efficiently thereby allowing a 120 MHz sampling rate.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	86
Ending Page	95
Page Count	10
File Size	1344797
File Format	PDF
ISSN	10638210
Volume Number	13
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Least squares approximation Delay Pipeline processing Adaptive filters Digital signal processing Signal processing Military computing Frequency Signal sampling pipelining Circuit architecture field programmable gate array (FPGA) implementation least mean square (LMS) filtering
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA Implementation of an Adaptive Noise Canceller

FPGA implementation of LMS-based FIR adaptive filter for real time digital signal processing applications

Predistortion of Radio Over Fiber Links: Algorithms, Implementation, and Measurements

Design and implementation of LMS adaptive filter algorithm based on FPGA

High-speed FPGA implementation of an improved LMS algorithm

Implementation of an LMS adaptive filter on an FPGA employing multiplexed multiplier architecture

Implementation of Reconfigurable Adaptive Filtering Algorithms

FPGA Implementation of a Channel Equalizer Based on LMS Algorithm

An FPGA Implementation of the LMS Adaptive Filter for Audio Processing

Virtex FPGA implementation of a pipelined adaptive LMS predictor for electronic support measures receivers

Similar Documents

FPGA Implementation of an Adaptive Noise Canceller

FPGA implementation of LMS-based FIR adaptive filter for real time digital signal processing applications

Predistortion of Radio Over Fiber Links: Algorithms, Implementation, and Measurements

Design and implementation of LMS adaptive filter algorithm based on FPGA

High-speed FPGA implementation of an improved LMS algorithm

Implementation of an LMS adaptive filter on an FPGA employing multiplexed multiplier architecture

Implementation of Reconfigurable Adaptive Filtering Algorithms

FPGA Implementation of a Channel Equalizer Based on LMS Algorithm

An FPGA Implementation of the LMS Adaptive Filter for Audio Processing

Virtex FPGA implementation of a pipelined adaptive LMS predictor for electronic support measures receivers