NDLI: The CSI multimedia architecture

Content Provider	IEEE Xplore Digital Library
Author	Cheresiz, D. Juurlink, B. Vassiliadis, S. Wijshoff, H.A.G.
Copyright Year	1993
Abstract	An instruction set extension designed to accelerate multimedia applications is presented and evaluated. In the proposed complex streamed instruction (CSI) set, a single instruction can process vector data streams of arbitrary length and stride and combines complex memory accesses (with implicit prefetching), program control for vector sectioning, and complex computations on multiple data in a single operation. In this way, CSI eliminates overhead instructions (such as instructions for data sectioning, alignment, reorganization, and packing/unpacking) often needed in applications utilizing MMX-like extensions and accelerates key multimedia kernels. Simulation results demonstrate that a superscalar processor extended with CSI outperforms the same processor enhanced with Sun's VIS extension by a factor of up to 7.77 on key multimedia kernels and by up to 35% on full applications.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1
Ending Page	13
Page Count	13
File Size	773708
File Format	PDF
ISSN	10638210
Volume Number	13
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Streaming media Kernel Parallel processing Acceleration Laboratories Computer science Instruction sets Application software Mathematics Prefetching video-processing Computing high performance image-processing
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware and software cache prefetching techniques for MPEG benchmarks

Performance of an advanced video codec on a general-purpose processor with media ISA extensions

Strategies for mapping algorithms to mediaprocessors for high performance

UltraSparc I: a four-issue processor supporting multimedia

Measuring the performance of multimedia instruction sets

VIS speeds new media processing

An Efficient Application Processor Architecture for Multicore Software Video Decoding

A combined DMA and application-specific prefetching approach for tackling the memory latency bottleneck

High-Performance Distributed Video Content Analysis with Parallel-Horus

The CSI multimedia architecture

Similar Documents

Hardware and software cache prefetching techniques for MPEG benchmarks

Performance of an advanced video codec on a general-purpose processor with media ISA extensions

Strategies for mapping algorithms to mediaprocessors for high performance

UltraSparc I: a four-issue processor supporting multimedia

Measuring the performance of multimedia instruction sets

VIS speeds new media processing

An Efficient Application Processor Architecture for Multicore Software Video Decoding

A combined DMA and application-specific prefetching approach for tackling the memory latency bottleneck

High-Performance Distributed Video Content Analysis with Parallel-Horus

The CSI multimedia architecture