NDLI: Effective software-based self-test strategies for on-line periodic testing of embedded processors

Content Provider	IEEE Xplore Digital Library
Author	Paschalis, A. Gizopoulos, D.
Copyright Year	1982
Abstract	Software-based self-test (SBST) strategies are particularly useful for periodic testing of deeply embedded processors in low-cost embedded systems with respect to permanent and intermittent operational faults. Such strategies are well suited to embedded systems that do not require immediate detection of errors and cannot afford the well-known hardware, information, software, or time-redundancy mechanisms. We first identify the stringent characteristics of a SBST program to be suitable for on-line periodic testing. Also, we study the probability for a SBST program to detect permanent and intermittent faults during on-line periodic testing. Then, we introduce a new SBST methodology with a new classification and test-priority scheme for processor components. After that, we analyze the self-test routine code styles for the three more effective test pattern generation (TPG) strategies in order to select the most effective self-test routine for on-line periodic testing of a component under test. Finally, we demonstrate the effectiveness of the proposed SBST methodology for on-line periodic testing by presenting experimental results for two pipeline reduced instruction set computers reduced instruction set processors of different architecture.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	88
Ending Page	99
Page Count	12
File Size	381436
File Format	PDF
ISSN	02780070
Volume Number	24
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Built-in self-test Automatic testing Software testing Embedded system System testing Computer errors Hardware Embedded software Fault detection Pattern analysis software-based self-test (SBST) Intermittent faults on-line testing periodic testing processor testing
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Effective Hybrid Test Program Development for Software-Based Self-Testing of Pipeline Processor Cores

Software-Based Self-Testing With Multiple-Level Abstractions for Soft Processor Cores

Online Periodic Self-Test Scheduling for Real-Time Processor-Based Systems Dependability Enhancement

Automatic Test Program Generation Using Executing-Trace-Based Constraint Extraction for Embedded Processors

Minimizing Test Time in Arithmetic Test-Pattern Generators With Constrained Memory Resources

HASTI: hardware-assisted functional testing of embedded processors in idle times

High Volume Diagnosis in Memory BIST Based on Compressed Failure Data

Functional Processor-Based Testing of Communication Peripherals in Systems-on-Chip

On-line and off-line testing with shared resources: a new BIST approach

Effective software-based self-test strategies for on-line periodic testing of embedded processors

Similar Documents

Effective Hybrid Test Program Development for Software-Based Self-Testing of Pipeline Processor Cores

Software-Based Self-Testing With Multiple-Level Abstractions for Soft Processor Cores

Online Periodic Self-Test Scheduling for Real-Time Processor-Based Systems Dependability Enhancement

Automatic Test Program Generation Using Executing-Trace-Based Constraint Extraction for Embedded Processors

Minimizing Test Time in Arithmetic Test-Pattern Generators With Constrained Memory Resources

HASTI: hardware-assisted functional testing of embedded processors in idle times

High Volume Diagnosis in Memory BIST Based on Compressed Failure Data

Functional Processor-Based Testing of Communication Peripherals in Systems-on-Chip

On-line and off-line testing with shared resources: a new BIST approach

Effective software-based self-test strategies for on-line periodic testing of embedded processors