NDLI: Online BIST and BIST-based diagnosis of FPGA logic blocks

Content Provider	IEEE Xplore Digital Library
Author	Abramovici, M. Stroud, C.E. Emmert, J.M.
Copyright Year	1993
Abstract	We present the first online built-in self-test (BIST) and BIST-based diagnosis of programmable logic resources in field-programmable gate arrays (FPGAs). These techniques were implemented and used in a roving self-testing areas (STARs) approach to testing and reconfiguration of FPGAs for fault-tolerant applications. The BIST approach provides complete testing of the programmable logic blocks (PLBs) in the FPGA during normal system operation. The BIST-based diagnosis can identify any group of faulty PLBs, then applies additional diagnostic configurations to identify the faulty look-up table or flip-flop within a faulty PLB. The ability to locate defective modules inside a PLB enables a new form of fault-tolerance that reuses partially defective PLBs in their fault-free modes of operation.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1284
Ending Page	1294
Page Count	11
File Size	487352
File Format	PDF
ISSN	10638210
Volume Number	12
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Built-in self-test Field programmable gate arrays Programmable logic arrays Reconfigurable logic Fault diagnosis Fault tolerance Logic testing Automatic testing System testing Programmable logic devices online testing Adaptive computing built-in self-test (BIST) fault diagnosis fault tolerance field-programmable gate arrays (FPGAs)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Online Fault Tolerance for FPGA Logic Blocks

BIST-based test and diagnosis of FPGA logic blocks

Built-in-Self-Test of FPGAs With Provable Diagnosabilities and High Diagnostic Coverage With Application to Online Testing

Built-in-self-test technique for diagnosis of delay faults in cluster-based field programmable gate arrays

High Resolution Application Specific Fault Diagnosis of FPGAs

Built-in Self-Test Design for Fault Detection and Fault Diagnosis in SRAM-Based FPGA

An approach for detecting multiple faulty FPGA logic blocks

Applying Dynamic Reconfiguration for Fault Tolerance in Fine-Grained Logic Arrays

On-line fault detection for bus-based field programmable gate arrays

Online BIST and BIST-based diagnosis of FPGA logic blocks

Similar Documents

Online Fault Tolerance for FPGA Logic Blocks

BIST-based test and diagnosis of FPGA logic blocks

Built-in-Self-Test of FPGAs With Provable Diagnosabilities and High Diagnostic Coverage With Application to Online Testing

Built-in-self-test technique for diagnosis of delay faults in cluster-based field programmable gate arrays

High Resolution Application Specific Fault Diagnosis of FPGAs

Built-in Self-Test Design for Fault Detection and Fault Diagnosis in SRAM-Based FPGA

An approach for detecting multiple faulty FPGA logic blocks

Applying Dynamic Reconfiguration for Fault Tolerance in Fine-Grained Logic Arrays

On-line fault detection for bus-based field programmable gate arrays

Online BIST and BIST-based diagnosis of FPGA logic blocks