NDLI: The hierarchical timing pair model for multirate DSP applications

Content Provider	IEEE Xplore Digital Library
Author	Chandrachoodan, N. Bhattacharyya, S.S. Liu, K.J.R.
Copyright Year	1991
Abstract	The problem of representing timing information associated with functions in a dataflow graph is considered. This information is used for constraint analysis during behavioral synthesis of appropriate architectures for implementing the graph. Conventional models for timing suffer from shortcomings that make it difficult to represent timing information in a hierarchical manner for sequential and multirate systems. Some of these shortcomings are identified, and an alternate timing model that does not have these problems for hardware implementations is provided. We introduce the concept of timing pairs to model delay elements in sequential and multirate circuits and show how this allows us to derive hierarchical timing information for complex circuits. The resulting compact representation of the timing information can be used to streamline system performance analysis. In addition, several analytical results that previously applied only to single rate systems can now be extended to multirate systems. We present an algorithm to compute the timing parameters and have used this to compute timing parameters for a number of benchmark circuits. The results obtained on several ISCAS benchmark circuits as well as several multirate dataflow graphs corresponding to useful signal processing applications are presented. These results show that the new representation model can result in large reductions in the amount of information required to represent timing for hierarchical systems.
Sponsorship	IEEE Signal Processing Society
Starting Page	1209
Ending Page	1217
Page Count	9
File Size	242787
File Format	PDF
ISSN	1053587X
Volume Number	52
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing Digital signal processing Circuits Information analysis Signal processing algorithms Hardware Delay System performance Performance analysis Hierarchical systems
Content Type	Text
Resource Type	Article
Subject	Signal Processing Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On exploring inter-iteration parallelism within rate-balanced multirate multidimensional DSP algorithms

Efficient Retiming of Multirate DSP Algorithms

Synthesis of folded pipelined architectures for multirate DSP algorithms

How RISCy is DSP?

Optimizing DSP flow graphs via schedule-based multidimensional retiming

Synthesis of control circuits in folded pipelined DSP architectures

Hardware Implementation of EMD Using DSP and FPGA for Online Signal Processing

Improving the Energy Efficiency of Pipelined Delay Lines Through Adaptive Granularity

IP protection of DSP algorithms for system on chip implementation

The hierarchical timing pair model for multirate DSP applications

Similar Documents

On exploring inter-iteration parallelism within rate-balanced multirate multidimensional DSP algorithms

Efficient Retiming of Multirate DSP Algorithms

Synthesis of folded pipelined architectures for multirate DSP algorithms

How RISCy is DSP?

Optimizing DSP flow graphs via schedule-based multidimensional retiming

Synthesis of control circuits in folded pipelined DSP architectures

Hardware Implementation of EMD Using DSP and FPGA for Online Signal Processing

Improving the Energy Efficiency of Pipelined Delay Lines Through Adaptive Granularity

IP protection of DSP algorithms for system on chip implementation

The hierarchical timing pair model for multirate DSP applications