NDLI: Computational forensic techniques for intellectual property protection

Content Provider	IEEE Xplore Digital Library
Author	Wong, J.L. Kirovski, D. Potkonjak, M.
Copyright Year	1982
Abstract	Computational forensic engineering (CFE) aims to identify the entity that created a particular intellectual property (IP). Specifically, our goal is to identify the synthesis tool or compiler which was used to produce a specific design or program. Rather than relying on watermarking content or designs, the generic CFE methodology analyzes the statistics of certain features of a given IP and quantizes the likelihood that a well known source has created it. In this paper, we describe the generic methodology of CFE and present a set of techniques that, given a set of compilation tools, identify the one used to generate a particular hardware/software design. The generic CFE approach has four phases: 1) feature and statistics data collection; 2) feature extraction; 3) entity clustering; and 4) validation. In addition to IP protection, the developed CFE paradigm can have other potential applications: optimization algorithm selection and tuning, benchmark selection, and source-verification for mobile code.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	987
Ending Page	994
Page Count	8
File Size	414776
File Format	PDF
ISSN	02780070
Volume Number	23
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Forensics Intellectual property Protection Program processors Watermarking Statistical analysis Hardware Software design Statistics Feature extraction
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fair watermarking using combinatorial isolation lemmas

Constraint-based watermarking techniques for design IP protection

Behavioral synthesis techniques for intellectual property protection

Sequence-Aware Watermark Design for Soft IP Embedded Processors

Rewiring for watermarking digital circuit netlists

Effective iterative techniques for fingerprinting design IP

Optimization-intensive watermarking techniques for decision problems

Watermarking graph partitioning solutions

Computational forensic techniques for intellectual property protection (2004)

Computational forensic techniques for intellectual property protection

Similar Documents

Fair watermarking using combinatorial isolation lemmas

Constraint-based watermarking techniques for design IP protection

Behavioral synthesis techniques for intellectual property protection

Sequence-Aware Watermark Design for Soft IP Embedded Processors

Rewiring for watermarking digital circuit netlists

Effective iterative techniques for fingerprinting design IP

Optimization-intensive watermarking techniques for decision problems

Watermarking graph partitioning solutions

Computational forensic techniques for intellectual property protection (2004)

Computational forensic techniques for intellectual property protection