NDLI: Race logic architecture (RALA): a novel logic concept using the race scheme of input variables

Content Provider	IEEE Xplore Digital Library
Author	Se-Joong Lee Hoi-Jun Yoo
Copyright Year	1966
Abstract	A novel logic concept, Race Logic Architecture (RALA), is proposed. RALA is a new logic operation architecture in that the racing between input variables along the interconnection lines functions as an active logic element instead of logic gates, while the logic gates play a simple passive role. Logic operations of RALA are based on wired-OR that utilizes shared space and serial-AND that utilizes the triggering sequence of input variables. With these two concepts, RALA can implement arbitrary Boolean operations. Various kinds of combinational circuits are simulated and compared with RALAs. RALA shows the best performance in delay time, area, and power product results. A 64-bit carry-look-ahead adder with RALA is fabricated by 0.25-/spl mu/m CMOS technology to verify its feasibility and functionality. The area of the adder is 800 /spl mu/m/spl times/150 /spl mu/m, and the delay time from the clock to Sum31 measured 0.9 ns.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	191
Ending Page	201
Page Count	11
File Size	725809
File Format	PDF
ISSN	00189200
Volume Number	37
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Input variables Logic gates Delay effects Adders CMOS technology Integrated circuit interconnections Combinational circuits Circuit simulation Clocks Area measurement
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Body-Bias-Driven Design Strategy for Area- and Performance-Efficient CMOS Circuits

Innovative structures for CMOS combinational gates synthesis

Differential split-level CMOS logic for subnanosecond speeds

Low-voltage dynamic BiCMOS CLA circuit with carry skip using novel full-swing logic

Retiming edge-triggered circuits under general delay models

Resynthesis of combinational logic circuits for improved path delay fault testability using comparison units

Area-time optimal adder design

Tight integration of timing-driven synthesis and placement of parallel multiplier circuits

Statistical estimation of delay-dependent switching activities in embedded CMOS combinational circuits

Race logic architecture (RALA): a novel logic concept using the race scheme of input variables

Similar Documents

Body-Bias-Driven Design Strategy for Area- and Performance-Efficient CMOS Circuits

Innovative structures for CMOS combinational gates synthesis

Differential split-level CMOS logic for subnanosecond speeds

Low-voltage dynamic BiCMOS CLA circuit with carry skip using novel full-swing logic

Retiming edge-triggered circuits under general delay models

Resynthesis of combinational logic circuits for improved path delay fault testability using comparison units

Area-time optimal adder design

Tight integration of timing-driven synthesis and placement of parallel multiplier circuits

Statistical estimation of delay-dependent switching activities in embedded CMOS combinational circuits

Race logic architecture (RALA): a novel logic concept using the race scheme of input variables