NDLI: Optimal n-tier multilevel interconnect architectures for gigascale integration (GSI)

Content Provider	IEEE Xplore Digital Library
Author	Venkatesan, R. Davis, J.A. Bowman, K.A. Meindl, J.D.
Copyright Year	1993
Abstract	A multilevel interconnect architecture design methodology that optimizes the interconnect cross-sectional dimensions of each metal layer is introduced that reduces logic macrocell area, cycle time, power consumption or number of metal layers. The predictive capability of this methodology, which is based on a stochastic wiring distribution, provides insight into defining the process technology parameters for current and future generations of microprocessors and application-specific integrated circuits (ASICs). Using this methodology on an ASIC logic macrocell case study for the 100 nm technology generation, the optimized n-tier multilevel interconnect architecture reduces macrocell area by 32%, cycle time by 16% or number of wiring tracks required on the topmost tier by 62% compared to a conventional design where pitches are doubled for every successive pair of levels. A new repeater insertion methodology is also described that further enhances gigascale integration (GSI) system performance. By using repeaters, a further reduction of 70% in macrocell area, 18% in cycle time, 25% in number of metal levels or 44% in power dissipation is achieved, when compared to an n-tier design without repeaters. The key distinguishing feature of the methodology is its comprehensive framework that simultaneously solves two distinct problems-optimal wire sizing and wiring layer assignment-using independent constraints on maximum repeater area for efficient design space exploration to optimize the area, power, frequency, and metal levels of a GSI logic megacell.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	899
Ending Page	912
Page Count	14
File Size	285747
File Format	PDF
ISSN	10638210
Volume Number	9
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Integrated circuit interconnections Macrocell networks Repeaters Design optimization Logic design Wiring Integrated circuit technology Application specific integrated circuits Design methodology Energy consumption
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of n-Tier Multilevel Interconnect Architectures by Using Carbon Nanotube Interconnects

Impact of three-dimensional architectures on interconnects in gigascale integration

Logic Gates as Repeaters (LGR) for Area-Efficient Timing Optimization

Compact physical models for multilevel interconnect crosstalk in gigascale integration (GSI)

On metrics for comparing interconnect estimation methods for FPGAs

Wave-pipelined multiplexed (WPM) routing for gigascale integration (GSI)

Interconnect accelerating techniques for sub-100-nm gigascale systems

Optimal interconnect diagnosis of wiring networks

Interconnect opportunities for gigascale integration

Optimal n-tier multilevel interconnect architectures for gigascale integration (GSI)

Similar Documents

Design of n-Tier Multilevel Interconnect Architectures by Using Carbon Nanotube Interconnects

Impact of three-dimensional architectures on interconnects in gigascale integration

Logic Gates as Repeaters (LGR) for Area-Efficient Timing Optimization

Compact physical models for multilevel interconnect crosstalk in gigascale integration (GSI)

On metrics for comparing interconnect estimation methods for FPGAs

Wave-pipelined multiplexed (WPM) routing for gigascale integration (GSI)

Interconnect accelerating techniques for sub-100-nm gigascale systems

Optimal interconnect diagnosis of wiring networks

Interconnect opportunities for gigascale integration

Optimal n-tier multilevel interconnect architectures for gigascale integration (GSI)