NDLI: Path clustering in software timing analysis

Content Provider	IEEE Xplore Digital Library
Author	Wolf, F. Ernst, R. Wei Ye
Copyright Year	1993
Abstract	Verification of program running time is essential in system design with real-time constraints. Simulation with incomplete test patterns or simple instruction counting are not appropriate for complex architectures. Software running times of embedded systems are process state and input data dependent. Formal analysis of such dependencies leads to software running time intervals rather than single values. These intervals depend on program properties, execution paths, and states of processes, as well as on the target architecture. An approach to analysis of process behavior using running time intervals is presented. It improves our previous work by exploiting program segments with single paths and by taking the execution context into account. The example of an asynchronous transfer mode (ATM) cell handler demonstrates significant improvements in analysis precision. Experimental results show the superiority of the presented approach over well-established approaches.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	773
Ending Page	782
Page Count	10
File Size	237571
File Format	PDF
ISSN	10638210
Volume Number	9
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing Costs Computer architecture Base stations Context System analysis and design Real time systems Embedded software Asynchronous transfer mode Energy consumption
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Scheduling and mapping in an incremental design methodology for distributed real-time embedded systems

Analysis of power dissipation in embedded systems using real-time operating systems

Bandwidth Adaptive Hardware Architecture of K-Means Clustering for Video Analysis

SLOPES: Hardware–Software Cosynthesis of Low-Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FPGAs

Hardware/software co-synthesis with memory hierarchies

Estimating probabilistic timing performance for real-time embedded systems

EOS: a real-time operating system adapts to application architectures

Synchronous approach to the functional equivalence of embedded system implementations

COHRA: hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems

Path clustering in software timing analysis

Similar Documents

Scheduling and mapping in an incremental design methodology for distributed real-time embedded systems

Analysis of power dissipation in embedded systems using real-time operating systems

Bandwidth Adaptive Hardware Architecture of K-Means Clustering for Video Analysis

SLOPES: Hardware–Software Cosynthesis of Low-Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FPGAs

Hardware/software co-synthesis with memory hierarchies

Estimating probabilistic timing performance for real-time embedded systems

EOS: a real-time operating system adapts to application architectures

Synchronous approach to the functional equivalence of embedded system implementations

COHRA: hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems

Path clustering in software timing analysis