NDLI: Delay and current estimation in a CMOS inverter with an RC load

Content Provider	IEEE Xplore Digital Library
Author	Hafed, M. Oulmane, M. Rumin, N.C.
Copyright Year	1982
Abstract	A novel and efficient method is presented for computing the delay and supply current pulse in a CMOS inverter with an RC load. The method builds on existing techniques for computing these quantities in the presence of a capacitance load. As in the work of other authors, the concept of an effective capacitance C/sub eff/ is used. However, here it captures the inverter's behavior only while the charging/discharging transistor is in saturation and, therefore, behaves like a current source to a good approximation. This capacitance is determined by means of a simple iterative procedure that uses an empirical piecewise-linear approximation to the RC circuit's output voltage, which has a normal CMOS symmetrical form. Since a C/sub eff/ defined in the above way is independent of the inverter's parameters, such as transistor size, the coefficients of the approximation have to be determined for only one reference inverter. A simple analytical method yields the inverter's output voltage outside the saturation region. The complete model has been shown to be accurate for both 0.8-/spl mu/m 5-V and 0.24-/spl mu/m 2.5-V CMOS technologies. Its speed is comparable to that of the "capacitance load" techniques that it relies on.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	80
Ending Page	89
Page Count	10
File Size	258110
File Format	PDF
ISSN	02780070
Volume Number	20
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay estimation Integrated circuit interconnections Semiconductor device modeling Pulse inverters Capacitance Voltage CMOS technology Logic gates Life estimation Current supplies
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Inverter models of CMOS gates for supply current and delay evaluation

Modeling the Effective capacitance for the RC interconnect of CMOS gates

Performance computation for precharacterized CMOS gates with RC loads

Modeling the Overshooting Effect for CMOS Inverter Delay Analysis in Nanometer Technologies

Delay models and speed improvement techniques for RC tree interconnections among small-geometry CMOS inverters

Delay analysis of CMOS gates using modified logical effort model

Voltage- and current-based fault simulation for interconnect open defects

Simulation and Design Methodology for Hybrid SET-CMOS Integrated Logic at 22-nm Room-Temperature Operation

Efficient physical timing models for CMOS AND-OR-inverter and OR-AND-inverter gates and their applications

Delay and current estimation in a CMOS inverter with an RC load

Similar Documents

Inverter models of CMOS gates for supply current and delay evaluation

Modeling the Effective capacitance for the RC interconnect of CMOS gates

Performance computation for precharacterized CMOS gates with RC loads

Modeling the Overshooting Effect for CMOS Inverter Delay Analysis in Nanometer Technologies

Delay models and speed improvement techniques for RC tree interconnections among small-geometry CMOS inverters

Delay analysis of CMOS gates using modified logical effort model

Voltage- and current-based fault simulation for interconnect open defects

Simulation and Design Methodology for Hybrid SET-CMOS Integrated Logic at 22-nm Room-Temperature Operation

Efficient physical timing models for CMOS AND-OR-inverter and OR-AND-inverter gates and their applications

Delay and current estimation in a CMOS inverter with an RC load