NDLI: Models and algorithms for bounds on leakage in CMOS circuits

Content Provider	IEEE Xplore Digital Library
Author	Johnson, M.C. Somasekhar, D. Roy, K.
Copyright Year	1982
Abstract	Subthreshold leakage current in deep submicron MOS transistors is becoming a significant contributor to power dissipation in CMOS circuits as threshold voltages and channel lengths are reduced. Consequently, estimation of leakage current and identification of minimum and maximum leakage conditions are becoming important, especially in low power applications. In this paper we outline methods for estimating leakage at the circuit level and then propose heuristic and exact algorithms to accomplish the same task for random combinational logic. In most cases the heuristic is found to obtain bounds on leakage that are close and often identical to bounds determined by a complete branch and bound search. Methods are also demonstrated to show how estimation accuracy can be traded off against execution time. The proposed algorithms have potential application in power management applications or quiescent current (I/sub D/DQ) testing if one wished to control leakage by application of appropriate input vectors. For a variety of benchmark circuits, leakage was found to vary by as much as a factor of six over the space of possible input vectors.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	714
Ending Page	725
Page Count	12
File Size	284642
File Format	PDF
ISSN	02780070
Volume Number	18
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Semiconductor device modeling Subthreshold current MOSFETs Power dissipation Threshold voltage Leakage current Heuristic algorithms Combinational circuits Energy management Circuit testing
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Leakage power bounds in CMOS digital technologies

A novel technique for reducing leakage current of VLSI combinational circuits

Runtime leakage power estimation technique for combinational circuits

A gate-level leakage power reduction method for ultra-low-power CMOS circuits

Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits

Subthreshold leakage modeling and reduction techniques [IC CAD tools]

Minimum supply voltage for bulk Si CMOS GSI

Algorithms for minimizing standby power in deep submicrometer, dual-V/sub t/ CMOS circuits

Modeling Subthreshold Leakage Current in General Transistor Networks

Models and algorithms for bounds on leakage in CMOS circuits

Similar Documents

Leakage power bounds in CMOS digital technologies

A novel technique for reducing leakage current of VLSI combinational circuits

Runtime leakage power estimation technique for combinational circuits

A gate-level leakage power reduction method for ultra-low-power CMOS circuits

Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits

Subthreshold leakage modeling and reduction techniques [IC CAD tools]

Minimum supply voltage for bulk Si CMOS GSI

Algorithms for minimizing standby power in deep submicrometer, dual-V/sub t/ CMOS circuits

Modeling Subthreshold Leakage Current in General Transistor Networks

Models and algorithms for bounds on leakage in CMOS circuits