NDLI: Primitive delay faults: identification, testing, and design for testability

Please wait, while we are loading the content...

Primitive delay faults: identification, testing, and design for testability

Content Provider	IEEE Xplore Digital Library
Author	Krstic, A. Kwang-Ting Cheng Chakradhar, S.T.
Copyright Year	1982
Abstract	We investigate two strategies to guarantee temporal correctness of a combinational circuit. We first propose a new technique to identify and test primitive faults. A primitive fault is a path delay fault that has to be tested to guarantee the performance of the circuit. Primitive faults can consist of single- (SPDF's) or multiple path delay faults (MPDF's). Testing strategies for single primitive faults exist. In this paper, we focus on identifying and testing multiple primitive faults. Identification and testing of these faults is important for at least two reasons: (1) a large percentage of paths in production circuits remain untestable under the SPDF model, and (2) distributed manufacturing defects usually adversely affect more than one path and these defects can be detected only by analyzing multiple affected paths. The SPDF's contained in a multiple primitive fault have to merge at some gate(s). Our methodology can quickly (1) rule out a large number of gates as possible merging gates for primitive faults, and (2) prune the combinations of paths that can never belong to any primitive fault. Our identification procedure also finds a test for the fault. We present a complete algorithm for identifying and testing double path delay faults, Identifying and testing all primitive faults is impractical for large designs. This is because no efficient methods are known for testing primitive faults that include a large number of paths. However, to guarantee that the performance of a digital circuit is not affected by timing defects, it is necessary to test all primitive faults. Our second contribution is a new design for testability method. Our method guarantees that only primitive faults with at most two paths can exist in the circuit in the test mode. The main idea is to efficiently identify a small set of signals for inserting test points to eliminate primitive faults with more than two paths. Our test points only provide controllability. Addition of a single test point can lower the cardinality of several primitive faults. Our approach efficiently re-evaluates primitive delay fault testability of the circuit after insertion of a test point. After a few iterations only primitive faults with at most two paths can exist in the circuit in the test mode. Experimental results on several multilevel combinational benchmark circuits are included to demonstrate the usefulness of our techniques.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	669
Ending Page	684
Page Count	16
File Size	364174
File Format	PDF
ISSN	02780070
Volume Number	18
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Fault diagnosis Circuit testing Circuit faults Combinational circuits Production Virtual manufacturing Electrical fault detection Fault detection Merging
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design-for-testability for path delay faults in large combinational circuits using test points

Design of multioutput CMOS combinational logic circuits for robust testability

Identification of primitive faults in combinational and sequential circuits

Design of robustly testable combinational logic circuits

NEST: a nonenumerative test generation method for path delay faults in combinational circuits

Path delay fault diagnosis in combinational circuits with implicit fault enumeration

Compact test sets for high defect coverage

On the fault coverage of gate delay fault detecting tests

Acceleration of trace-based fault simulation of combinational circuits

Primitive delay faults: identification, testing, and design for testability

Similar Documents

Design-for-testability for path delay faults in large combinational circuits using test points

Design of multioutput CMOS combinational logic circuits for robust testability

Identification of primitive faults in combinational and sequential circuits

Design of robustly testable combinational logic circuits

NEST: a nonenumerative test generation method for path delay faults in combinational circuits

Path delay fault diagnosis in combinational circuits with implicit fault enumeration

Compact test sets for high defect coverage

On the fault coverage of gate delay fault detecting tests

Acceleration of trace-based fault simulation of combinational circuits

Primitive delay faults: identification, testing, and design for testability