NDLI: Analysis and synthesis of concurrent digital circuits using control-flow expressions

Content Provider	IEEE Xplore Digital Library
Author	Coelho Jr., C.N. De Micheli, G.
Copyright Year	1982
Abstract	In this paper, we present a novel modeling style and control synthesis technique for system-level specifications that are better described as a set of concurrent descriptions, their synchronizations, and constraints. The proposed synthesis procedure considers the degrees of freedom introduced by the concurrent models and by the environment in order to satisfy the design constraints. Synthesis is divided into two phases. In the first phase, the original specification is translated into an algebraic system, for which complex control-flow constraints and quantifiers of the design are introduced. In the second phase, we translate the algebraic formulation into a finite-state representation, and we derive an optimal control-unit implementation for each individual concurrent part. In the implementation of the controllers from the finite-state representation, we use flexible objective functions, which allow designers to better control the goals of the synthesis tool, and thus incorporate as much as possible their knowledge about the environment and the design.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	854
Ending Page	876
Page Count	23
File Size	2647833
File Format	PDF
ISSN	02780070
Volume Number	15
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit synthesis Digital circuits Digital control Control system synthesis High level synthesis Laboratories System-level design Delay Control systems Optimal control
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-level synthesis of low-power control-flow intensive circuits

Performance-driven high-level synthesis with bit-level chaining and clock selection

A data-centric approach to high-level synthesis

Design for hierarchical testability of RTL circuits obtained by behavioral synthesis

Optimized synthesis of asynchronous control circuits from graph-theoretic specifications

An Integrated High-Level On-Line Test Synthesis Tool

Relative scheduling under timing constraints: algorithms for high-level synthesis of digital circuits

POSET timing and its application to the synthesis and verification of gate-level timed circuits

Application of symbolic computer algebra in high-level data-flow synthesis

Analysis and synthesis of concurrent digital circuits using control-flow expressions

Similar Documents

High-level synthesis of low-power control-flow intensive circuits

Performance-driven high-level synthesis with bit-level chaining and clock selection

A data-centric approach to high-level synthesis

Design for hierarchical testability of RTL circuits obtained by behavioral synthesis

Optimized synthesis of asynchronous control circuits from graph-theoretic specifications

An Integrated High-Level On-Line Test Synthesis Tool

Relative scheduling under timing constraints: algorithms for high-level synthesis of digital circuits

POSET timing and its application to the synthesis and verification of gate-level timed circuits

Application of symbolic computer algebra in high-level data-flow synthesis

Analysis and synthesis of concurrent digital circuits using control-flow expressions