NDLI: A 170 MHz RF front-end for ERMES pager applications

Content Provider	IEEE Xplore Digital Library
Author	Piazza, F. Qiuting Huang
Copyright Year	1966
Abstract	A 170 MHz RF front-end for ERMES pager applications has been implemented in a 1.2 /spl mu/m BiCMOS technology. The chip comprises a low noise amplifier with AGC, a double balanced mixer, a varactor tuned LC local oscillator, and an IF strip containing an AGC amplifier and a double balanced mixer with integrated active output filter. The LNA has a measured gain of 22.3 dB at 170 MHz with a usable AGC range of approximately 20 dB while the conversion transconductance of the mixer is 130 /spl mu/S. This front-end is suitable for direct conversion and superheterodyne pager receivers, and its noise figure is 6.2 dB. Low power operation has been achieved with the front-end drawing 230 /spl mu/A at 3 V, which is compatible with the intended application in wrist-watch style pagers.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	1430
Ending Page	1437
Page Count	8
File Size	1054738
File Format	PDF
ISSN	00189200
Volume Number	30
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Radio frequency Low-noise amplifiers Radiofrequency amplifiers BiCMOS integrated circuits Active noise reduction Varactors Local oscillators Strips Active filters Gain measurement
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 200-MHz sub-mA RF front end for wireless hearing aid applications

A 1-GHz BiCMOS RF front-end IC

A 1.57-GHz RF front-end for triple conversion GPS receiver

17 GHz RF Front-Ends for Low-Power Wireless Sensor Networks

A 1 GHz CMOS RF front-end IC for a direct-conversion wireless receiver

Simplified RF receive frontend architecture for active array applications

A low-power 200-MHz receiver for wireless hearing aid devices

A 2.7-5.5 V, 0.2-1 W BiCMOS RF driver amplifier IC with closed-loop power control and biasing functions

A 5-GHz-band multifunctional BiCMOS transceiver chip for GMSK modulation wireless systems

A 170 MHz RF front-end for ERMES pager applications

Similar Documents

A 200-MHz sub-mA RF front end for wireless hearing aid applications

A 1-GHz BiCMOS RF front-end IC

A 1.57-GHz RF front-end for triple conversion GPS receiver

17 GHz RF Front-Ends for Low-Power Wireless Sensor Networks

A 1 GHz CMOS RF front-end IC for a direct-conversion wireless receiver

Simplified RF receive frontend architecture for active array applications

A low-power 200-MHz receiver for wireless hearing aid devices

A 2.7-5.5 V, 0.2-1 W BiCMOS RF driver amplifier IC with closed-loop power control and biasing functions

A 5-GHz-band multifunctional BiCMOS transceiver chip for GMSK modulation wireless systems

A 170 MHz RF front-end for ERMES pager applications