NDLI: Parallel programmable algorithm and architecture for real-time motion estimation of various video applications

Content Provider	IEEE Xplore Digital Library
Author	Saha, A. Neogi, R.
Copyright Year	1975
Abstract	This paper describes a parallel architecture for a new motion estimation algorithm that combines full search block matching with sparse search. Our solution caters to a wide variety of applications with various video data rates and various search ranges. Hence our architecture is programmable. Our solution also estimates the motion vector in real-time by using parallel processing. The multigrid algorithm works in maximum three sequential passes. Detailed data flow diagrams show the exact data use at every processor at every cycle time. This data flow is formalized with the derivation of exact analytic expressions. The 64-processor architecture consists of four clusters of 16 processors each, all working concurrently with each cluster working in a pipelined fashion. Novel hardware structures are designed to meet the data flow, requirements of the different passes. Enormous data reuse is performed to minimize the on-chip data storage. The novel VLSI architecture can easily be implemented on a single chip.
Sponsorship	IEEE Consumer Electronics Society
Starting Page	1069
Ending Page	1079
Page Count	11
File Size	1055676
File Format	PDF
ISSN	00983063
Volume Number	41
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Motion estimation Computer architecture Application software TV HDTV Video sequences Engines Concurrent computing Parallel architectures Parallel processing
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Media Technology

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Embedded parallel divide-and-conquer video decompression algorithm and architecture for HDTV applications

Parallel architectures for 3-step hierarchical search block-matching algorithm

Efficient parallel implementation of motion estimation on the Computational RAM architecture

Parallel motion estimation on SMP system and cluster of SMPs

A novel post-processing algorithm for parallel-decoded U-HDTV video sequences

Parallel implementation of motion-compensation for HDTV video decoder

High-speed Huffman decoder architectures

Concurrency analysis for real time MPEG-4 video encoding

The Grand Alliance HDTV video encoder

Parallel programmable algorithm and architecture for real-time motion estimation of various video applications

Similar Documents

Embedded parallel divide-and-conquer video decompression algorithm and architecture for HDTV applications

Parallel architectures for 3-step hierarchical search block-matching algorithm

Efficient parallel implementation of motion estimation on the Computational RAM architecture

Parallel motion estimation on SMP system and cluster of SMPs

A novel post-processing algorithm for parallel-decoded U-HDTV video sequences

Parallel implementation of motion-compensation for HDTV video decoder

High-speed Huffman decoder architectures

Concurrency analysis for real time MPEG-4 video encoding

The Grand Alliance HDTV video encoder

Parallel programmable algorithm and architecture for real-time motion estimation of various video applications