NDLI: Thermally induced IC package cracking

Content Provider	IEEE Xplore Digital Library
Author	Suhl, D.
Copyright Year	1978
Abstract	The presence of plastic package cracks due to the thermal stress of assembly procedures in low-cost plastic packages represents a severe long-term reliability hazard. It has been shown previously that the dominant cracking mechanism is moisture expansion due to thermal processing acting on concentrations of water vapor at the back surface of the die paddle and at the front surface of the silicon die. It is also known that the magnitude of the problem is dependent on the thermal gradient, built-in molding stress, plastic yield strength, and silicon die size. Three methods are described that have demonstrated improved resistance to plastic package cracking in integrated circuits. The advantages and disadvantages of each method are detailed and examined in terms of the overall manufacturability of the components. The problems encountered when trying to sidestep the thermal cracking problem by the use of sockets is discussed. Ceramic packages also suffer thermally induced cracks; an example is given by pin grid array packages which only experience the relatively mild thermal exposure of standard wave soldering. The parameters involved in this phenomenon are detailed.<>
Sponsorship	IEEE Electronic Industries Alliance American Society of Mechanical Engineering (ASME) NBS SAE
Starting Page	940
Ending Page	945
Page Count	6
File Size	759012
File Format	PDF
ISSN	01486411
Volume Number	13
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-12-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Integrated circuit packaging Thermal stresses Plastic packaging Surface cracks Surface resistance Silicon Assembly Hazards Moisture Thermal expansion
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Electronic, Optical and Magnetic Materials Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in