NDLI: An adaptive line equalizer LSI for ISDN subscriber loops

Content Provider	IEEE Xplore Digital Library
Author	Inami, D. Kuraishi, Y. Fushimi, S. Takahashi, Y. Nukada, Y. Kameyama, S. Shiratori, A.
Copyright Year	1966
Abstract	An adaptive line equalizer LSI applied to a time-compression multiplexing transmission system, which transfers 320-kb/s AMI coded signals to provide the 144-kb/s (2B+D) transmission capacity recommended by CCITT, is described. The square root f equalizer can adaptively equalize up to 53-dB cable loss at Nyquist frequency (160 kHz), using switched-capacitor filter (SCF) technology. The equalizer transfer function is optimized in the time domain. The coarse automatic gain control circuit is composed of a fourth-order SCF. A high-speed operational amplifier, with wide output voltage swing and excellent stability against load capacitance variation, has been developed. The equalizer enables 5.5-km transmission over 0.5-mm diameter cable with two bridged taps because of its wide gain dynamic range and the use of decision feedback. A small chip size, 6.2*6.6 mm, and low power consumption, 80 mW (from a 5-V single supply), are achieved in 3- mu m CMOS technology.<>
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	657
Ending Page	663
Page Count	7
File Size	756117
File Format	PDF
ISSN	00189200
Volume Number	23
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Large scale integration ISDN Subscriber loops CMOS technology Ambient intelligence Adaptive equalizers Frequency Adaptive filters Transfer functions Gain control
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Adaptive Line Equalizer LSI for ISDN Subscriber Loops

Design techniques for switched-capacitor adaptive line equalizer

VLSI Architecture for an adaptive equalizer in ISDN line termination

An adaptive line equalizer VLSI using digital signal processing

A DSP line equalizer VLSI for TCM digital subscriber-line transmission

A CMOS adaptive line equalizer

An LSI Implementation of an ISDN Echo Canceller: Design and Network Aspects

A CMOS automatic line equalizer LSI chip using active-RC filtering

An approach to LSI implementation of a 2B1Q coded echo canceler for ISDN subscriber loop transmission

An adaptive line equalizer LSI for ISDN subscriber loops

Similar Documents

An Adaptive Line Equalizer LSI for ISDN Subscriber Loops

Design techniques for switched-capacitor adaptive line equalizer

VLSI Architecture for an adaptive equalizer in ISDN line termination

An adaptive line equalizer VLSI using digital signal processing

A DSP line equalizer VLSI for TCM digital subscriber-line transmission

A CMOS adaptive line equalizer

An LSI Implementation of an ISDN Echo Canceller: Design and Network Aspects

A CMOS automatic line equalizer LSI chip using active-RC filtering

An approach to LSI implementation of a 2B1Q coded echo canceler for ISDN subscriber loop transmission

An adaptive line equalizer LSI for ISDN subscriber loops