NDLI: Microprocessor and LSI Microcircuit Reliability-Prediction Model

Content Provider	IEEE Xplore Digital Library
Author	Rickers, Henry C. Manno, Peter F.
Copyright Year	1963
Abstract	This paper discusses the development of an improved failure-rate prediction method which can be used to assess the reliability of complex and new-technology microcircuits, especially memories, microprocessors, and their support devices. The prediction models are similar to those presented in MIL-HDBK-217C with several modifications to reflect the variation of reliability sensitive parameters and to discriminate against the device design and usage attributes which contribute to known failure mechanisms. A comparison of the failure rate predictions calculated using MIL-HDBK-217C and the actual failure rates for LSI random logic and memory devices did not indicate a reasonable correlation. An analysis of the 217C models revealed that the lack of correlation was attributable to the generic consolidation of model parameters, which ultimately reduced model sensitivity to several critical reliability factors. The model accuracy was greatly improved, without substantially increasing model complexity, by separating some generic parameters into sets of more detailed parameters. The major model revisions included: ¿ Complexity factors oriented toward major device function and technology categories ¿ Development of temperature factors for each device technology, in both hermetic and nonhermetic packages ¿ Introduction of an additive package failure-rate factor based upon package type and number of functional pins ¿ Introduction of a voltage derating stress factor for CMOS devices with maximum recommended operating supply voltage greater than 12 volts ¿ Introduction of a ROM and PROM programming technique factor to reflect the influence of the programming mechanism used in these devices.
Sponsorship	IEEE Reliability Society
Starting Page	196
Ending Page	202
Page Count	7
File Size	1663123
File Format	PDF
ISSN	00189529
Volume Number	R-29
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1980-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Microprocessors Large scale integration Packaging CMOS technology Voltage Functional programming Prediction methods Predictive models Failure analysis Logic devices Reliability prediction Reliability modeling Microprocessor LSI microcircuit
Content Type	Text
Resource Type	Article
Subject	Safety, Risk, Reliability and Quality Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A dense gate matrix layout style for MOS LSI

A method for microprocessor software reliability prediction

A system LSI memory redundancy technique using an ie-Flash (inverse-gate-electrode flash) programming circuit

Digital Design with Standard MSI and LSI

USLI system models

A review of plastic-encapsulated-microcircuit reliability-prediction models

Inverter Hardness Predictions and Correlation with LSI Device Failure Doses

Special Feature Chip-Level Simulation of Microprocessors

Sub-Nanosecond Bipolar LSI

Microprocessor and LSI Microcircuit Reliability-Prediction Model

Similar Documents

A dense gate matrix layout style for MOS LSI

A method for microprocessor software reliability prediction

A system LSI memory redundancy technique using an ie-Flash (inverse-gate-electrode flash) programming circuit

Digital Design with Standard MSI and LSI

USLI system models

A review of plastic-encapsulated-microcircuit reliability-prediction models

Inverter Hardness Predictions and Correlation with LSI Device Failure Doses

Special Feature Chip-Level Simulation of Microprocessors

Sub-Nanosecond Bipolar LSI

Microprocessor and LSI Microcircuit Reliability-Prediction Model