NDLI: Trellis-Based QC-LDPC Convolutional Codes Enabling Low Power Decoders

Content Provider	IEEE Xplore Digital Library
Author	Pisek, E. Rajan, D. Cleveland, J.R.
Copyright Year	1972
Abstract	In this paper, we propose a new type of code called Trellis-based Quasi-Cyclic (TQC)-LDPC convolutional code, which is a special case of protograph-based LDPC convolutional codes. The proposed TQC-LDPC convolutional code can be derived from any QC-LDPC block code by introducing trellis-based convolutional dependency to the code. The main advantage of the proposed TQC-LDPC convolutional code is that it allows reduced decoder complexity and input granularity (which is defined as the minimum number of input information bits the code requires to generate a codeword) while maintaining the same bit error-rate as the underlying QC-LDPC block code ensemble. We also propose two related power-efficient encoding methods to increase the code rate of the derived TQC-LDPC convolutional code. The newly derived short constraint length TQC-LDPC convolutional codes enable low complexity trellis-based decoders and one such decoder is proposed and described in this paper (namely, QC-Viterbi). The TQC-LDPC convolutional codes and the QC-Viterbi decoder are compared to conventional LDPC codes and Belief Propagation (BP) iterative decoders with respect to bit-error-rate (BER), signal-to-noise ratio (SNR), and decoder complexity. We show both numerically and through hardware implementation results that the proposed QC-Viterbi decoder outperforms the BP iterative decoders by at least 1 dB for same complexity and BER. Alternatively, the proposed QC-Viterbi decoder has 3 times lower complexity than the BP iterative decoder for the same SNR and BER. This low decoding complexity, low BER, and fine granularity makes it feasible for the proposed TQC-LDPC convolutional codes and associated trellis-based decoders to be efficiently implemented in high data rate, next generation mobile systems.
Starting Page	1939
Ending Page	1951
Page Count	13
File Size	1785788
File Format	PDF
ISSN	00906778
Volume Number	63
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Convolutional codes Decoding Block codes Complexity theory Phase change materials Iterative decoding Viterbi decoder LDPC Convolutional Coding Spatially-Coupled LDPC Decoding Complexity WiGig LDPC convolutional coding spatially-coupled LDPC decoding complexity
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 2.0 Gb/s Throughput Decoder for QC-LDPC Convolutional Codes

Low Latency Coding: Convolutional Codes vs. LDPC Codes

A 3.0 Gb/s Throughput Hardware-Efficient Decoder for Cyclically-Coupled QC-LDPC Codes

Low-Latency Low-Complexity Architectures for Viterbi Decoders

High-Speed Low-Power Viterbi Decoder Design for TCM Decoders

A Low-Complexity Viterbi Decoder for Space-Time Trellis Codes

Implementation of Decoders for LDPC Block Codes and LDPC Convolutional Codes Based on GPUs

A low complexity block turbo decoder architecture - [transactions letters]

Finite Alphabet Iterative Decoders—Part II: Towards Guaranteed Error Correction of LDPC Codes via Iterative Decoder Diversity

Trellis-Based QC-LDPC Convolutional Codes Enabling Low Power Decoders

Similar Documents

A 2.0 Gb/s Throughput Decoder for QC-LDPC Convolutional Codes

Low Latency Coding: Convolutional Codes vs. LDPC Codes

A 3.0 Gb/s Throughput Hardware-Efficient Decoder for Cyclically-Coupled QC-LDPC Codes

Low-Latency Low-Complexity Architectures for Viterbi Decoders

High-Speed Low-Power Viterbi Decoder Design for TCM Decoders

A Low-Complexity Viterbi Decoder for Space-Time Trellis Codes

Implementation of Decoders for LDPC Block Codes and LDPC Convolutional Codes Based on GPUs

A low complexity block turbo decoder architecture - [transactions letters]

Finite Alphabet Iterative Decoders—Part II: Towards Guaranteed Error Correction of LDPC Codes via Iterative Decoder Diversity

Trellis-Based QC-LDPC Convolutional Codes Enabling Low Power Decoders