Loading...
Please wait, while we are loading the content...
Similar Documents
High-level power analysis for on-chip networks (2004).
| Content Provider | CiteSeerX |
|---|---|
| Author | Eisley, Noel Peh, Li-Shiuan |
| Abstract | As on-chip networks become prevalent in multiprocessor systemson -a-chip and multi-core processors, they will be an integral part of the design flow of such systems. With power increasingly the primary constraint in chips, the tool chain in systems design, from simulation infrastructures to compilers and synthesis frameworks, needs to take network power into account, motivating the need for early-stage communication power analysis. |
| File Format | |
| Publisher Date | 2004-01-01 |
| Access Restriction | Open |
| Content Type | Text |