NDLI logo
  • Content
  • Similar Resources
  • Metadata
  • Cite This
  • Log-in
  • Fullscreen
Log-in
Do not have an account? Register Now
Forgot your password? Account recovery
  1. Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC '14)
  2. Fence scoping
Loading...

Please wait, while we are loading the content...

Petascale high order dynamic rupture earthquake simulations on heterogeneous supercomputers
Anton 2: raising the bar for performance and programmability in a special-purpose molecular dynamics supercomputer
Lattice QCD with domain decomposition on $Intel^{®}$ Xeon $Phi^{™}$ co-processors
Fence scoping
Cypress: combining static and dynamic analysis for top-down communication trace compression
Practical symbolic race checking of GPU programs
Best practices and lessons learned from deploying and operating large-scale data-centric parallel file systems
High-productivity framework on GPU-rich supercomputers for operational weather prediction code ASUCA
Oil and water can mix: an integration of polyhedral and AST-based transformations
RAHTM: routing algorithm aware hierarchical task mapping
A computation- and communication-optimal parallel direct 3-body algorithm
Fast iterative graph computation: a path centric approach
Parallel de bruijn graph construction and traversal for de novo genome assembly
Nonblocking epochs in MPI one-sided communication
Scheduling multi-tenant cloud workloads on accelerator-based systems
Faster parallel traversal of scale free graphs at extreme scale with vertex delegates
Understanding soft error resiliency of BlueGene/Q compute chip through hardware proton irradiation and software fault injection
Omnisc'IO: a grammar-based approach to spatial and temporal I/O patterns prediction
Metascalable quantum molecular dynamics simulations of hydrogen-on-demand
Quantitatively modeling application resilience with the data vulnerability factor
NUMARCK: machine learning algorithm for resiliency and checkpointing
Efficient sparse matrix-vector multiplication on GPUs using the CSR storage format
Maximizing throughput of overprovisioned HPC data centers under a strict power budget
Structure slicing: extending logical regions with fields
Understanding the effects of communication and coordination on checkpointing at scale
Parallelization of reordering algorithms for bandwidth and wavefront reduction
FlexSlot: moving hadoop into the cloud with flexible slot management
High-performance computation of distributed-memory parallel 3D voronoi and delaunay tessellation
ECC parity: a technique for efficient memory error resilience for multi-channel memory systems
Physics-based urban earthquake simulation enhanced by 10.7 BlnDOF × 30 K time-step unstructured FE non-linear seismic wave simulation
24.77 Pflops on a gravitational tree-code to simulate the Milky Way Galaxy with 18600 GPUs
Mapping to irregular torus topologies and other techniques for petascale biomolecular simulation
Recycled error bits: energy-efficient architectural support for floating point accuracy
The lightweight distributed metric service: a scalable infrastructure for continuous monitoring of large scale computing systems and applications
Scalable kernel fusion for memory-bound GPU applications
A user-friendly approach for tuning parallel file operations
Pipelining computational stages of the tomographic reconstructor for multi-object adaptive optics on a multi-GPU system
Compiler techniques for massively scalable implicit task parallelism
Maximizing throughput on a dragonfly network
A communication-optimal framework for contracting distributed tensors
Efficient I/O and storage of adaptive-resolution data
Orion: scaling genomic sequence matching with fine-grained parallelization
Enabling efficient multithreaded MPI communication through a library-based implementation of MPI endpoints
Scaling MapReduce vertically and horizontally
Pardicle: parallel approximate density-based clustering
Fail-in-place network design: interaction between topology, routing algorithm and failures
Two-choice randomized dynamic I/O scheduler for object storage systems
Efficient implementation of many-body quantum chemical methods on the $intel^{®}$ xeon $phi^{™}$ coprocessor
A system software approach to proactive memory-error avoidance
Parallel deep neural network training for big data on blue gene/Q
Fast sparse matrix-vector multiplication on GPUs for graph applications
Application centric energy-efficiency study of distributed multi-core and hybrid CPU-GPU systems
Optimizing data locality for fork/join programs using constrained work stealing
Exploring automatic, online failure recovery for scientific applications at extreme scales
Domain decomposition preconditioners for communication-avoiding krylov methods on a hybrid CPU/GPU cluster
Reciprocal resource fairness: towards cooperative multiple-resource fair sharing in IaaS clouds
Scalable computation of stream surfaces on large scale vector fields
Using an adaptive HPC runtime system to reconfigure the cache hierarchy
Real-time scalable cortical computing at 46 giga-synaptic OPS/watt with ~100× speedup in time-to-solution and ~100,000× reduction in energy-to-solution
A volume integral equation stokes solver for problems with variable coefficients
Managing DRAM latency divergence in irregular GPGPU applications
Dissecting on-node memory access performance: a semantic approach
A unified programming model for intra- and inter-node offloading on Xeon Phi clusters
IndexFS: scaling file system metadata performance with stateless caching and bulk insertion
pTatin3D: high-performance methods for long-term lithospheric dynamics
MSL: a synthesis enabled language for distributed implementations
Slim fly: a cost effective low-diameter network topology
Fast parallel computation of longest common prefixes
An image-based approach to extreme scale in situ visualization and analysis
Parallel bayesian network structure learning for genome-scale gene networks
MC-checker: detecting memory consistency errors in MPI one-sided applications
The DRIHM project: a flexible approach to integrate HPC, grid and cloud resources for hydro-meteorological research
Scalable and high performance betweenness centrality on the GPU
Correctness field testing of production and decommissioned high performance computing platforms at los alamos national laboratory
Parallel programming with migratable objects: charm++ in practice
Optimized scheduling strategies for hybrid density functional theory electronic structure calculations
Fault-tolerant dynamic task graph scheduling
FAST: near real-time searchable data analytics for the cloud
A study on balancing parallelism, data locality, and recomputation in existing PDE solvers
Scaling the power wall: a path to exascale
DISC: a domain-interaction based programming model with support for heterogeneous execution
Optimization of a multilevel checkpoint model with uncertain execution scales
Efficient shared-memory implementation of high-performance conjugate gradient benchmark and its application to unstructured matrices
Finding constant from change: revisiting network performance aware optimizations on IaaS clouds
In-situ feature extraction of large scale combustion simulations using segmented merge trees
Microbank: architecting through-silicon interposer-based main memory systems

Similar Documents

...
Fence Scoping

Article

...
Address-aware fences

Article

...
Brief Announcement: Fence Insertion for Straight-line Programs is in P

Article

...
Fence placement for legacy data-race-free programs via synchronization read detection

Article

...
Declarative fence insertion

Article

...
Improving the Java memory model using CRF

Article

...
Automatic fence insertion for shared memory multiprocessing

Article

...
Fence scoping (2014)

Article

...
Performance implications of fence-based memory models

Article

Fence scoping

Content Provider ACM Digital Library
Author Nagarajan, Vijay Lin, Changhui Gupta, Rajiv
Abstract We observe that fence instructions used by programmers are usually only intended to order memory accesses within a limited scope. Based on this observation, we propose the concept fence scope which defines the scope within which a fence enforces the order of memory accesses, called scoped fence (S-Fence). S-Fence is a customizable fence, which enables programmers to express ordering demands by specifying the scope of fences when they only want to order part of memory accesses. At runtime, hardware uses the scope information conveyed by programmers to execute fence instructions in a manner that imposes fewer memory ordering constraints than a traditional fence, and hence improves program performance. Our experimental results show that the benefit of S-Fence hinges on the characteristics of applications and hardware parameters. A group of lock-free algorithms achieve peak speedups ranging from 1.13x to 1.34x; while full applications achieve speedups ranging from 1.04x to 1.23x.
Starting Page 105
Ending Page 116
Page Count 12
File Format PDF
ISBN 9781479955008
DOI 10.1109/SC.2014.14
Language English
Publisher Association for Computing Machinery (ACM)
Publisher Date 2014-11-16
Access Restriction Subscribed
Subject Keyword Fence instructions Scope Memory models
Content Type Text
Resource Type Article
  • About
  • Disclaimer
  • Feedback
  • Sponsor
  • Contact
  • Chat with Us
About National Digital Library of India (NDLI)
NDLI logo

National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.

Learn more about this project from here.

Disclaimer

NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.

Feedback

Sponsor

Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.

Contact National Digital Library of India
Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302
See location in the Map
03222 282435
Mail: support@ndl.gov.in
Sl. Authority Responsibilities Communication Details
1 Ministry of Education (GoI),
Department of Higher Education
Sanctioning Authority https://www.education.gov.in/ict-initiatives
2 Indian Institute of Technology Kharagpur Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project https://www.iitkgp.ac.in
3 National Digital Library of India Office, Indian Institute of Technology Kharagpur The administrative and infrastructural headquarters of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
4 Project PI / Joint PI Principal Investigator and Joint Principal Investigators of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
Prof. Saswat Chakrabarti  will be added soon
5 Website/Portal (Helpdesk) Queries regarding NDLI and its services support@ndl.gov.in
6 Contents and Copyright Issues Queries related to content curation and copyright issues content@ndl.gov.in
7 National Digital Library of India Club (NDLI Club) Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach clubsupport@ndl.gov.in
8 Digital Preservation Centre (DPC) Assistance with digitizing and archiving copyright-free printed books dpc@ndl.gov.in
9 IDR Setup or Support Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops idr@ndl.gov.in
I will try my best to help you...
Cite this Content
Loading...