NDLI: Computer/interactive cleanup of non-gridded PWB's after automatic routing

Please wait, while we are loading the content...

A minicomputerized automatic layout system for two-layer printed wiring boards

A multi-contouring algorithm

A rectangle-probe router for multilayer P.C. boards*

Some theoretical aspects of algorithmic routing

Prediction of wiring space requirements for LSI

Computer/interactive cleanup of non-gridded PWB's after automatic routing

A new look at test generation and verification

An automated simultaneous probing system for testing complex logic assemblies 'the bed of nails system'

Computer aided test pattern generation for digital processors

Automatic test generation for large digital circuits

Heuristic enhancement of an algorithmic test generator

Simulator-oriented fault test generator

Tools for map graphics

Flight test analysis of missile control systems

MIDAS an on-line real time material system

Using a computer aided graphics system to help design and draft automotive components

Fault modeling in a hierarchical simulator

Concurrent fault simulation and functional level modeling

Floss: An approach to automated layout for high-volume designs

Analytical power/timing optimization technique for digital system

An experimental system for power/timing optimization of LSI chips

The siemens-avesta-system for computer-aided design of MOS-standard cell circuits

Automatic ECL LSI design

A production PCB layout system on a minicomputer

DOCIL: An automatic system for printed circuit board (PCB) designing. A board description language and an algorithm to connect a set of points

A human engineered PCB design system

A concept for the editing of hardware resulting in an automatic hardware-editor

Simulation of large communications networks using SPIN

Logic design automation of diagnosable MOS combinational logic networks

Practical experiences from signal probability simulation of digital designs

Detection of static and dynamic hazards in logic nets

Simulation techniques for microprocessors

An efficient method of fault simulation for digital circuits modeled from boolean gates and memories

Uncertainty and optimization in the design of building subsystems

Symbols, graphics and architectural education: The pagan experience

An affordable approach to an architectural computer system

Evolution of a spatial allocation system: Allocate

THE SITE MACHINE Computer-aided instruction in architectural education

Computer aided design in North American Schools of Architecture

Computer-aided design and practice in city college school of architecture

Computer-aided architectural design

Department of architecture university of illinois

Computer aided design college of architecture University of Kentucky

A second chance at automation as a design tool

Yale school of architecture

A class of min-cut placement algorithms

The chip layout problem: A placement procedure for lsi

The chip layout problem: An automatic wiring procedure

Fast algorithms for LSI artwork analysis

A comprehensive approach to a connectivity audit, or a fruitful comparison of apples and oranges

A layout checking system for large scale integrated circuits

The open shop interactive mask design operation at harris semiconductor

Automatic optical design with accos v program

A design automation system for printed circuit board assemblies

Computer designed multilayer hybrid substrate using thick film technology

Design verification of large scientific computers

A Design Verification and Logic Validation System

Designing with LCD: language for computer design

An hierarchical language for the structural description of digital systems

Cost effective layout digitizing and mask pen plotting of custom microelectronic devices

Automating analog circuit diagrams using a list processing language

CASS: Computer aided schematic system

Manipulation of design data

Measuring designer performance to verify design automation systems

A design automation system for telephone electronic switching system

SWESS - the middle system of a design automation network

SPIDER - a Computer Aided Manufacturing Network

PIRAMED project an integrated CAD/CAM system development

CDL - A tool for concurrent hardware and software development

Thick film substrate (Micropackage) design utilizing interactive Computer Aided Design systems

Introduction to an LSI test system

A logic design structure for LSI testability

Automatic checking of logic design structures For compliance with testability ground rules

Test generation for large logic networks

Delay test generation

Delay test simulation

Software engineering techniques in design automation&madash;a tutorial

Computer/interactive cleanup of non-gridded PWB's after automatic routing

Content Provider	ACM Digital Library
Author	Peterson, Donald P.
Abstract	Sandia Laboratories is responsible for the design of a variety of printed wiring boards (PWB's) which often have severe size and shape constraints as well as extremely high reliability specifications. This sometimes necessitates meticulous component placement and interconnect positioning; consequently, many of the PWB's are not laid out on a grid. For PWB's which are used in space satellites there is another important constraint: there must not be any acute angle in the metal pattern. Indeed, only recently, and with some scepticism, have right angles in interconnects been tolerated. This angle constraint poses special problems in the cleanup of interconnects in the neighborhood of a land, as the interconnect must enter land radically Computer aids have been developed to ease the task of the designer and one large program written at Sandia, DAVINCI, utilizes interactive graphics. DAVINCI has evolved from a PWB editor to become a design tool with extensive interactive capability for handling component placement, interconnection definition and other PWB design activities. The main DAVINCI program resides on a CDC 6600 but a DEC PDP-9 serves as an interface between a Vector General CRT and the large computer. The interactive graphics activity occurs in a time share environment. And, although graphics jobs have top priority, there is a strong incentive, if not a requirement, to keep the size of the program in core at any one time to a minimum.
Starting Page	43
Ending Page	57
Page Count	15
File Format	PDF
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1977-01-01
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in