NDLI: Efficient Model Update for General Link-Insertion Networks

Please wait, while we are loading the content...

Organizing Committee

Technical Subcommittees

Steering/Advisory Committee

Conference at a Glance

Tutorial 1: Emerging Technologies for VLSI Design

Tutorial II: Variability and Its Impact on Design

Session EP1: Power Management and Optimization Challenges for Sub 90nm CMOS Designs- What is the Real Cost of Long Battery Life?

Modular service-oriented platform architecture - a key enabler to SoC design quality

Deep sub-100 nm Design Challenges

Successful IP Business Models

Variational Interconnect Delay Metrics for Statistical Timing Analysis

Statistically Aware SRAM Memory Array Design

Robust Dynamic Node Low Voltage Swing Domino Logic with Multiple Threshold Voltages

Constructing Current-Based Gate Models Based on Existing Timing Library

Efficient Model Update for General Link-Insertion Networks

Using Abstraction for Efficient Formal Verification of Pipelined Processors with Value Prediction

EFSM Manipulation to Increase High-Level ATPG Effectiveness

A Technique for Estimating the Difficulty of a Formal Verification Problem

A Formal Verification Method of Scheduling in High-level Synthesis

Fast Incremental Link Insertion in Clock Networks for Skew Variability Reduction

Clock Distribution Architectures: A Comparative Study

Post-Layout Gate Sizing for Interconnect Delay and Crosstalk Noise Optimization

Interconnect and Thermal-aware Floorplanning for 3D Microprocessors

Simplicity and Executability: Cornerstones of Quality

A Compact DC and AC Model for Circuit Simulation of High Voltage VDMOS Transistor

A Complete Carrier-Based Non-Charge-Sheet Analytic Theory for Nano-Scale Undoped Surrounding-Gate MOSFETs

METS: A Metric for Electro-Thermal Sensitivity, and Its Application To FinFETs

A Carrier-Based Analytic Model for Undoped (Lightly Doped) Ultra-Thin-Body Silicon-on-Insulator (UTB-SOI) MOSFETs

Improving Transient Error Tolerance of Digital VLSI Circuits Using RObustness COmpiler (ROCO)

Probabilistic Delay Budgeting for Soft Realtime Applications

TBNM - Transistor-Level Boundary Model for Fast Gate-Level Noise Analysis of Macro Blocks

Fast Sequential Cell Noise Immunity Characterization Using Meta-stable Point of Feedback Loop

Pessimism Reduction In Static Timing Analysis Using Interdependent Setup and Hold Times

Power Islands: A High-Level Technique for Counteracting Leakage in Deep Sub-Micron

Simultaneous Statistical Delay and Slew Optimization for Interconnect Pipelines

System-Level SRAM Yield Enhancement

Sensing Margin Analysis of MLC Flash Memories Using a Novel Unified Statistical Model

The Statistics of Device Variations and its Impact on SRAM Bitcell Performance, Leakage and Stability

A Simulation-Based Soft Error Estimation Methodology for Computer Systems

SRAM Local Bit Line Access Failure Analyses

Impact of NBTI on SRAM Read Stability and Design for Reliability

Minimizing FPGA Reconfiguration Data at Logic Level

Structure Synthesis of Analog and Mixed-Signal Circuits using Partition Techniques

Language-Based High Level Transaction Extraction on On-chip Buses

Clock Skew Scheduling Under Process Variations

A CMOS Thermal Sensor and Its Applications in Temperature Adaptive Design

Monte Carlo-Alternative Probabilistic Simulations for Analog Systems

Critical Path Analysis Considering Temperature, Power Supply Variations and Temperature Induced Leakage

Process Window and Device Variations Evaluation using Array-Based Characterization Circuits

Novel Decoupling Capacitor Designs for sub- 90nm CMOS Technology

Localized On-Chip Power Delivery Network Optimization via Sequence of Linear Programming

Non-Physical Pseudo-Wave-Based Modal Decoupling Technique of Multi- Coupled Co-Planar Transmission Lines with Homogeneous Dielectric Media

Enhancement of Signal Integrity and Power Integrity with Embedded Capacitors in High-Speed Packages

An Improved AMG-based Method for Fast Power Grid Analysis

Formal Verification of Pipelined Microprocessors with Delayed Branches

Power-Aware Test Pattern Generation for Improved Concurrency at the Core Level

Advances in Computation of the Maximum of a Set of Random Variables

A Low-Leakage High-Speed Monotonic Static CMOS 64b Adder in a Dual Gate Oxide 65-nm CMOS Technology

Leakage Biased Sleep Switch Domino Logic

Improvements to CBCM (Charge-Based Capacitance Measurement) for Deep Submicron CMOS Technology

Design of a Single Event Upset (SEU) Mitigation Technique for Programmable Devices

Area Efficient Temporal Coding Schemes for Reducing Crosstalk Effects

Processing Rate Optimization by Sequential System Floorplanning

Fast Boolean Matching with Don't Cares

A Methodology for Layout Aware Design and Optimization of Custom Network-on-Chip Architectures

Core Network Interface Architecture and Latency Constrained On-Chip Communication

Design Space Exploration of RTL Datapaths Using Rent Parameter based Stochastic Wirelength Estimation

Equivalence Checking of C Programs by Locally Performing Symbolic Simulation on Dependence Graphs

System-level process variability compensation on memory organizations of dynamic applications: a case study

A low input, low-power dissipation CMOS ADC

Constant Impedance Scaling Paradigm for Scaling LC transmission lines

Quasi-One-Step Gauss-Jacobi Method for Large-Scale Interconnect Analysis via RLCG-MNA Formulation

Analysis of Pulse Signaling for Low-Power On-Chip Global Bus Design

Information Theoretic Capacity of Long On-chip Interconnects in the Presence of Crosstalk

Compact Reduced Order Modeling for Multiple-Port Interconnects

Efficient Signal Integrity Verification Method of Multi-Coupled RLC Interconnect Lines with Asynchronous Circuit Switching

Reducing the Data Switching Activity on Serial Link Buses

Efficient Multiphase Test Set Embedding for Scan-based Testing

Evaluation of Collapsing Methods for Fault Diagnosis

On N-Detect Pattern Set Optimization

On Optimizing Scan Testing Power and Routing Cost in Scan Chain Design

An Improved Method for Identifying Linear Dependencies in Path Delay Faults

Delay Fault Diagnosis for Non-Robust Test

Yield Improvement by Local Wiring Redundancy

Via Distribution Model for Yield Estimation

The Use of the Manufacturing Sensitivity Model Forms to Comprehend Layout Manufacturing Robustness For Use During Device Design

DFM Metrics for Standard Cells

Yield Enhancement Methodology for CMOS Standard Cells

Dummy-Gate Structure to Improve ESD Robustness in a Fully-Salicided 130-nm CMOS Technology without Using Extra Salicide-Blocking Mask

Who is really responsible for quality throughout the design process?

Adding Manufacturability to the Quality of Results

Future Memory Technology Trends and Challenges

Device and Technology Challenges for Nanoscale CMOS

A Totally Self-Checking S-box Architecture for the Advanced Encryption Standard

Jitter Decomposition by Time Lag Correlation

Design ofWindow Comparators for Integrator-Based Capacitor Array Testing Circuits

Analysis and experimental results of an FPGA-based strategy for fast production test of high resolution ADCs

Exploring the Ability of Oscillation Based Test for Testing Continuous -Time Ladder Filters

Data Replication in Banked DRAMs for Reducing Energy Consumption

Parameterizable Architecture-Level SRAM Power Model Using Circuit-Simulation Backend for Leakage Calibration

Dual-K Versus Dual-T Technique for Gate Leakage Reduction: A Comparative Perspective

Compiler-Directed Power Density Reduction in NoC-Based Multi-Core Designs

Shared Scratch-Pad Memory Space Management

New Generation of Predictive Technology Model for Sub-45nm Design Exploration

A Non-Volatile Embedded Memory for High Temperature Automotive and High-Retention Applications

Method to Evaluate Cable Discharge Event (CDE) Reliability of Integrated Circuits in CMOS Technology

Analysis of Process Variation's Effect on SRAM's Read Stability

Logic SER Reduction through Flipflop Redesign

Time Redundancy Based Scan Flip-Flop Reuse To Reduce SER Of Combinational Logic

Thermal Trends in Emerging Technologies

Power Gating with Multiple Sleep Modes

SMM: Scalable Analysis of Power Delivery Networks by Stochastic Moment Matching

Accurate Thermal Analysis Considering Nonlinear Thermal Conductivity

Minimizing Ohmic Loss in Future Processor IR Events

gmTest: An Industry-Wide Database of VLSI Layouts for Quality Control

ConvexSmooth: A simultaneous convex fitting and smoothing algorithm for convex optimization problems

A Watermarking System for IP Protection by Buffer Insertion Technique

Partial Selective Encryption: An Improved System for Protecting VLSI Design Data in the OASIS format

Transistor-Level Optimization of Supergates

Study of Floating Fill Impact on Interconnect Capacitance

The Challenges and Impact of Parasitic Extraction at 65 nm

Pre-Layout Inductive Corners for Advanced Digital Design Interconnect: Modeling and Silicon Validation

A Mixed Boundary Element Method for Extracting Frequency- Inductances of 3D Interconnects

LOTUS: Leakage Optimization under Timing Uncertainty for Standard-cell designs

Simultaneous Fine-grain Sleep Transistor Placement and Sizing for Leakage Optimization

Low-leakage SRAM Design with Dual V_t Transistors

Dual-Vt Design of FPGAs for Subthreshold Leakage Tolerance

Gate Sizing and Replication to Minimize the Effects of Virtual Ground Parasitic Resistances in MTCMOS Designs

Impact of Gate-Length Biasing on Threshold-Voltage Selection

FASER: Fast Analysis of Soft Error Susceptibility for Cell-Based Designs

Diagnosis and Design for Diagnosability for Internet Routers

Enabling Quality and Schedule Predictability in SoC Design using HandoffQC

Transaction Level Error Susceptibility Model for Bus Based SoC Architectures

System-Level Design Methodology with Direct Execution For Multiprocessors on SoPC

Question: DRC or DfM ? Answer: FMEA and ROI

Statistical Analysis of Capacitance Coupling Effects on Delay and Noise

Bringing Manufacturing into Design via Process-Dependent SPICE Models

Stress-Aware Design Methodology

A DFM Methodology to Evaluate the Impact of Lithography Conditions on the Speed of Critical Paths in a VLSI Circuit

Participating Organizations

Best Paper Award

Call for Papers

Efficient Model Update for General Link-Insertion Networks

Content Provider	ACM Digital Library
Author	Hu, Jiang Li, Peng Feng, Zhuo
Abstract	Link insertion has been proposed as a means of incremental design to improve performance robustness of linear passive networks. In clock network design, links can be inserted between subnetworks to reduce the variability of clock skews introduced by process and environmental fluctuations, thereby improving the network's immunity to PVT variations. Under these scenarios, it is desired to incrementally compute a reduced-order model for the updated network in order to efficiently evaluate the effectiveness of link insertions. In this paper, we present an efficient model update scheme for general link-insertion networks. By updating the Krylov projection subspace used in model order reduction, the proposed scheme can efficiently compute a reduced-order model for the network with inserted links. More generally, we extend the proposed approach to consider the merging of a (small) multiple-input linear network with a much larger network. We demonstrate the usage of the proposed technique for clock networks and general RLC circuits with an arbitrary number of link insertions as well as the more general case where the inserted links are in the form of a linear network.
Starting Page	43
Ending Page	50
Page Count	8
File Format	PDF
ISBN	0769525237
DOI	10.1109/ISQED.2006.55
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-03-27
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in