NDLI: Efficient tiling patterns for reconfigurable gate arrays ( FPGA '08 )

Please wait, while we are loading the content...

Designing with extreme parallelism

Architecture-specific packing for virtex-5 FPGAs

Beyond the arithmetic constraint: depth-optimal mapping of logic chains in LUT-based FPGAs

Lithographic aerial image simulation with FPGA-based hardwareacceleration

Efficient ASIP design for configurable processors with fine-grained resource sharing

Extreme parallel architectures for the masses

TORCH: a design tool for routing channel segmentation in FPGAs

A novel FPGA logic block for improved arithmetic performance

Reconfigurable computing for learning Bayesian networks

FPGA-optimised high-quality uniform random number generators

Efficient tiling patterns for reconfigurable gate arrays

When FPGAs are better at floating-point than microprocessors

FPGA based multiple-channel vibration analyzer for industrial applications with reconfigurable post-processing capabilities for automatic failure detection on machinery

High-quality, deterministic parallel placement for FPGAs on commodity hardware

WireMap: FPGA technology mapping for improved routability

A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs

Pattern-based behavior synthesis for FPGA resource reduction

Modeling routing demand for early-stage FPGA architecture development

Architectural improvements for field programmable counter arrays: enabling efficient synthesis of fast compressor trees on FPGAs

HybridOS: runtime support for reconfigurable accelerators

A hardware framework for the fast generation of multiple long-period random number streams

FPGA interconnect design using logical effort

Efficient FPGA implementation of qr decomposition using a systolic array architecture

FPGA implementation of a novel algorithm for on-line bar breakage detection on induction motors

Enforcing long-path timing closure for FPGA routing with path searches on clamped lexicographic spirals

Mapping for better than worst-case delays in LUT-based FPGA designs

A-Ports: an efficient abstraction for cycle-accurate performance models on FPGAs

C is for circuits: capturing FPGA circuits as sequential code for portability

Area and delay trade-offs in the circuit and architecture design of FPGAs

The amorphous FPGA architecture

Vector processing as a soft-core CPU accelerator

Speed and yield enhancement by track swapping on critical paths utilizing random variations for FPGAs

An integrated debugging environment for FPGA computing platforms

Implementing high-speed string matching hardware for network intrusion detection systems

Trace-based framework for concurrent development of process and FPGA architecture considering process variation and reliability

A type system for static typing of a domain-specific language

CHiMPS: a high-level compilation flow for hybrid CPU-FPGA architectures

Fpga-based data acquisition system for a positron emission tomography (PET) scanner

Measuring and modeling FPGA clock variability

Retrieving 3-d information with FPGA-based stream processing

A pipelined binary tree as a case study on designing efficient circuits for an FPGA in a bram aware design

High-throughput interconnect wave-pipelining for global communication in FPGAs

Communication bottleneck in hardware-software partitioning

From the bitstream to the netlist

Configurable decoders with application in fast partial reconfiguration of FPGAs

Flexible FPGA-based parallel architecture for identification of repetitive sequences in interleaved pulse trains

Efficient tiling patterns for reconfigurable gate arrays ( FPGA '08 )

Content Provider	ACM Digital Library
Author	Hoogvorst, Philippe Chaudhuri, Sumanta Danger, Jean-Luc Guilley, Sylvain
Abstract	This article does a purely mathematical analysis based on generic models, and the idea is to investigate the possibility of using tiling patterns other than Manhattan grid in FPGAs. The goal of our research is to evolve FPGA architectures with advances in technology, and specifically better utilization of available interconnect layers. We propose a method to evaluate tiling patterns based on the first principles ( i.e Rent's Rule, Donath's result, equivalence of wire flux and wire length). We show that, use of tiling patterns formed with higher order polygons can improve the speed and area performances of an FPGA. This gain is highly dependent on depopulation schemes and other parameters. However for generic tiling patterns with crossbar switchboxes there is a 22% gain in area for the hexagonal tiling pattern, and a 30% gain in area for the octagonal tiling pattern. Moreover the average interconnect length is around 15% lesser for hexagonal and 31% lesser for the octagonal tiling compared to square tiling. We can expect a proportional increase in speed. We also present a comparative plot of total interconnect lengths for these tiling patterns and the hierarchical gate arrays The physical realizability of these tiling patterns in CMOS are to be investigated. We present a layout scheme for both hexagonal and octagonal FPGAs. To our knowledge standard processes support 45° metal lines, whereas 60° lines can be etched using non-standard processes. We must keep in mind, that in practice one must use some sort of depopulation and staggering scheme, and these results provide only an idea of gains that can be achieved. The actual interconnect structure is of course dependent on several factors (i.e available interconnect layers, difficulty of fabrication, required speed/area, evolution of CMOS technology etc). Our future research direction will be to choose an efficient interconnect strategy based on this and previous researches, as well as experimental results.
Starting Page	257
Ending Page	257
Page Count	1
ISBN	9781595939340
DOI	10.1145/1344671.1344709
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2008-02-24
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Tiling interconnect Fpga hexagonal octagonal
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in