NDLI: Finding the Critical Delay of Combinational Blocks by Floating Vector Simulation and Path Tracing

Please wait, while we are loading the content...

Conference Organizers

Program Committee

Sponsoring Societies

Two Hardware Implementations for the Montgomery Modular Multiplication: Sequential versus Parallel

Analysis and Implementation of a Stochastic Multiplier for Electrical Power Measurement

A New Architecture for 2's Complement Gray Encoded Array Multiplier

Architectural Synthesis of Finite Impulse Response Digital Filters

HW/SW Codesign of Handoff Protocol for Wireless ATM Networks Based on Performance Optimization Using Genetic Algorithm

APU: Specification and Design of a Multi Algorithm ATM Policing Unit IP

Multithreaded Architectural Support for Speculative Trace Scheduling in VLIW Processors

A Novel Method for Improving the Operation Autonomy of SIMD Processing Elements

An Integrated CMOS Instrumentation Amplifier with Improved CMRR

A Continuous-Time Incremental Analog to Digital Converter

Capacitor Charge Control Technique Applied to Digitally Programmable IIR Switched-Capacitor Filter

Analog Decimator IC in Direct-form Polyphase Structure

Testability Properties of BDDs

Reducing Test Application Time through Interleaved Scan

Analyzing Area and Performance Penalty of Protecting Different Digital Modules with Hamming Code and Triple Modular Redundancy

A Software Fault Tolerance Method for Safety-Critical Systems: Effectiveness and Drawbacks

Interface Generation for Concurrent Processes During Hardware/Software Co-synthesis

A Heterogeneous and Distributed Co-Simulation Environment

A Study on Communication Issues for Systems-on-Chip

A Study on a Garbage Collector for Embedded Applications

A Noise Generator for Analog-to-Digital Converter Testing

A Statistical Sampler for Increasing Analog Circuits Observability

A Methodology for Dynamic Power Consumption Estimation Using VHDL Descriptions

Power Consumption in Point-to-Point Interconnect Architectures

Collaborative Design Using a Shared Object Spaces Infrastructure

Experiences on Analog Circuit Technology Migration and Reuse

Techniques and Mechanisms for Dynamic Reconfiguration in an Image Processor

Core Communication Interface for FPGAs

A Low-Cost FPGA Implementation of the Advanced Encryption Standard Algorithm

An IP of an Advanced Encryption Standard for Altera" Devices

Pipelined Entropy Coders for JPEG Compression

Signal Processing Applications for Embedded Java Systems

Power Management Exploration for a Block Turbo Decoder

Low-Power Control Architecture for Embedded Processors

Exception Handling with Petri Net for Digital Systems

CDFG -Petri Net Temporal Partitioning for Switching Context Applications

An Offset Self-Correction Sample and Hold Circuit for Precise Applications in Low Voltage CMOS

Operational Amplifier Power Optimization for a Given Total (Slewing plus Linear) Settling Time

A Switched-MOSFET Programmable Low-Voltage Filter

Low-Voltage ADC for Sample to Serial Interface Applications

Automatic Generation of Digital Cell Libraries

A LEGAL Algorithm Following Global Routing

Finding the Critical Delay of Combinational Blocks by Floating Vector Simulation and Path Tracing

Compression and Technology Mapping of Logic Circuits

CMOS OTA Sizing Using ACM Model in a Graphical Approach

Design of Active Inductors Using CMOS Technology

On Generating Compact, Passive Models of Frequency-Described Systems

Behavioral Modeling of Analogue and Mixed Integrated Systems with VHDL-AMS for RF Applications

On the Importance, Problems and Solutions of Pointer Synthesis

Requirements, Primitives and Models for Systems Specification

System on a Chip for Petroleum Pipeline Inspection

Combined Turbo and Convolutional Decoder Architecture for UMTS Wireless Applications

CMOS Bandgap with Base-Current Thermal Compensation

A 4 Gsamples/S with 2-4 GHz Input Bandwidth SIGE Digitizer for Radio Astronomy Applications

Minimizing the Number of Paths in BDDs

Asynchronous Circuit Design Based on the RTBT Monostable-Bistable Logic Transition Element (MOBILE)

Data Transfer and Storage Exploration for Real-Time Implementation of a Digital Audio Broadcast Receiver on a Trimedia Processor

Configurable Systems-on-Chip (CSoC)

A Structural Test Methodology for SRAM-Based FPGAs

Ultra Low-Energy Transceivers for Wireless Sensor Networks

Parametric Yield Estimation for Deep Sub- Micron VLSI Circuits

Finding the Critical Delay of Combinational Blocks by Floating Vector Simulation and Path Tracing

Content Provider	ACM Digital Library
Author	Bystronski, Márcio Wilke, Gustavo Güntzel, José Luís Pinto, Ana Cristina M. Reis, Ricardo
Abstract	The verification of the timing requirements of large VLSI circuits is generally performed by using simulation or timing analysis on each combinational block of the circuit. Electric-level simulation is more accurate but may not be applied to large combinational blocks due to thelong execution time to simulate all possible input situations. A possible solution would be simulating only the input patterns responsible for the critical operation. However there is no method that guarantees finding such input patterns. The other solution, timing analysis, doesnot present the same accuracy as simulation, mainly when the analyzer does not take false paths into account. On the other hand, false path-aware timing analyzers either are too time consuming or are not able to furnish information on the long false paths.In this paper we propose a timing verification tool based on floating vector simulation and path tracing able to identify the "true" critical delay of combinational blocks. It is also able to identify the long false paths that a combinational block may contain. Although being limited by the number of inputs of the combinational block to be analyzed, it also furnishes some valuable information on the circuit under analysis that may help the designer to take some important decisions and also to understand the impact of the chosen technology mappingparameters on the timing behavior of the circuit.
ISBN	0769518079
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2002-09-09
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in