NDLI: Experiments with Hardware-based Transactional Memory in Parallel Simulation

Please wait, while we are loading the content...

Simulation in the era of Big Data: Trends and Challenges

Knowledge Discovery in Manufacturing Simulations

A Media-Rich Curriculum for Modeling and Simulation

Time-Sharing Time Warp via Lightweight Operating System Support

Experiments with Hardware-based Transactional Memory in Parallel Simulation

Towards a DEVS-based Operating System

Enabling Distributed Simulations Using Big Data and Clouds

An Agent-Based Simulation Model to Evaluate the Efficiency of a Synthetic Biology System

Exploring the Relationship between Adherence to Treatment and Viral Load through a New Discrete Simulation Model of HIV Infectivity

Cloning Agent-based Simulation on GPU

FatTreeSim: Modeling Large-scale Fat-Tree Networks for HPC Systems and Data Centers Using Parallel and Discrete Event Simulation

Model-Based Concurrency Analysis of Network Simulations

An Asynchronous Synchronization Strategy for Parallel Large-scale Agent-based Traffic Simulations

Cost Efficient Short Term Capacity Planning for MTO Enterprises

Microcontroller Based Water Computer: An Experiment with Tangible System Dynamics Modeling

NUMA Time Warp

Improving Accuracy and Performance Through Automatic Model Generation for Gate-Level Circuit PDES with Reverse Computation

Conjoining Emulation and Network Simulators on Linux Multiprocessors

Syntax and Semantics of a Multi-Level Modeling Language

NTW-MT: a Multi-threaded Simulator for Reaction Diffusion Simulations in NEURON

Efficient Inter-Process Synchronization for Parallel Discrete Event Simulation on Multicores

Transparently Mixing Undo Logs and Software Reversibility for State Recovery in Optimistic PDES

A Virtual Time System for Linux-container-based Emulation of Software-defined Networks

Exact-Differential Large-Scale Traffic Simulation

Layered Simluations for Teaching Methodologies

Fidelity Evaluation based Time Dilation in Hybrid Network Emulation

Towards HLA-based Optimistic Synchronization with CSPs

Management of Ubiquitous Systems with a Mobile Application Using Discrete Event Simulations

Improving Computational Performance of Simulation-based Heuristic Algorithms for Job Sequencing

Verification of Petri Nets based Simulation Models using Coverage Metrics

Traffic Simulation Performance Optimization through Multi-Resolution Modeling of Road Segments

A Prototype HLA Development Kit: Results from the 2015 Simulation Exploration Experience

Analyzing Data Dependencies for Increased Parallelism in Discrete Event Simulation

On Energy Consumption in Distributed Simulations

An Application of Distributed Simulation for Hybrid Modeling of Offshore Wind Farms

Agent-based Modeling of Large-scale Complex Social Interactions

Big Data Decision Making Based on Predictive Data Analysis Using DEVS Simulations

Experiments with Hardware-based Transactional Memory in Parallel Simulation

Content Provider	ACM Digital Library
Author	Wilsey, Philip A. Hay, Joshua
Abstract	Transactional memory is a concurrency control mechanism that dynamically determines when threads may safely execute critical sections of code. It provides the performance of fine-grained locking mechanisms with the simplicity of coarse-grained locking mechanisms. With hardware based transactions, the protection of shared data accesses and updates can be evaluated at runtime so that only true collisions to shared data force serialization. This paper explores the use of transactional memory as an alternative to conventional synchronization mechanisms for managing the pending event set in a Time Warp synchronized parallel simulator. In particular, we explore the application of Intel's hardware-based transactional memory (TSX) to manage shared access to the pending event set by the simulation threads. Comparison between conventional locking mechanisms and transactional memory access is performed to evaluate each within the warped Time Warp synchronized parallel simulation kernel. In this testing, evaluation of both forms of transactional memory found in the Intel Haswell processor, Hardware Lock Elision (HLE) and Restricted Transactional Memory (RTM), are evaluated. The results show that RTM generally outperforms conventional locking mechanisms and that HLE provides consistently better performance than conventional locking mechanisms, in some cases as much as 27%.
Starting Page	75
Ending Page	86
Page Count	12
File Format	PDF
ISBN	9781450335836
DOI	10.1145/2769458.2769462
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-06-10
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Optimistic synchronization Parallel simulation Pending event set Transactional memory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware-Transactional-Memory Based Speculative Parallel Discrete Event Simulation of Very Fine Grain Models

Optimistic Synchronization of Parallel Simulations in Cloud Computing Environments

TxLinux: using and managing hardware transactional memory in an operating system

Mechanisms for Unbounded, Conflict-Robust Hardware Transactional Memory (2010)

Global synchronization for optimistic parallel discrete event simulation

Is transactional programming actually easier?

Early experience with a commercial hardware transactional memory implementation

A Review of Hardware Transactional Memory in Multicore Processors

Speculation-based conflict resolution in hardware transactional memory

Experiments with Hardware-based Transactional Memory in Parallel Simulation

Similar Documents

Hardware-Transactional-Memory Based Speculative Parallel Discrete Event Simulation of Very Fine Grain Models

Optimistic Synchronization of Parallel Simulations in Cloud Computing Environments

TxLinux: using and managing hardware transactional memory in an operating system

Mechanisms for Unbounded, Conflict-Robust Hardware Transactional Memory (2010)

Global synchronization for optimistic parallel discrete event simulation

Is transactional programming actually easier?

Early experience with a commercial hardware transactional memory implementation

A Review of Hardware Transactional Memory in Multicore Processors

Speculation-based conflict resolution in hardware transactional memory

Experiments with Hardware-based Transactional Memory in Parallel Simulation