NDLI: The potential of the cell processor for scientific computing

Please wait, while we are loading the content...

The potential of the cell processor for scientific computing

Morphogenesis as an amorphous computation

Tile size selection for low-power tile-based architectures

Dynamic parallelization and mapping of binary executables on hierarchical platforms

An opportunistic reconfiguration strategy for environmentally powered devices

A dependability perspective on emerging technologies

Memory efficient parallel matrix multiplication operation for irregular problems

Kilo-instruction processors, runahead and prefetching

Cache miss behavior: is it √2?

Simple penalty-sensitive replacement policies for caches

Topology-aware tile mapping for clusters of SMPs

Chip multiprocessing and the cell broadband engine

MPSoC ECG biochip: a multiprocessor system-on-chip for real-time human heart monitoring and analysis

A nano-scale reconfigurable mesh with spin waves

Profile-driven compression scheme for embedded systems

Instruction folding in a hardware-translation based java virtual machine

Using managed communication channels in software components

Self-replication for reliability: bio-inspired hardware and the embryonics project

Database hash-join algorithms on multithreaded computer architectures

Exploiting locality to ameliorate packet queue contention and serialization

An efficient cache design for scalable glueless shared-memory multiprocessors

Static cache partitioning robustness analysis for embedded on-chip multi-processors

Performance characteristics of an adaptive mesh refinement calculation on scalar and vector platforms

Current and future research directions in embedded systems: a european perspective

Dynamic thread assignment on heterogeneous multiprocessor architectures

Implementing quantum genetic algorithms: a solution based on Grover's algorithm

Energy-aware data prefetching for multi-speed disks

On the decidability of phase ordering problem in optimizing compilation

REPLICA2Pro: task relocation by bitstream manipulation in virtex-II/Pro FPGAs

Dependability in an evolving world

Improving the memory behavior of vertical filtering in the discrete wavelet transform

Speculative early register release

Lazy direct-to-cache transfer during receive operations in a message passing environment

Evaluation of the field-programmable cache: performance and energy consumption

"Empty space" computes: the evolution of an unconventional supercomputer

Landing openMP on cyclops-64: an efficient mapping of openMP to a many-core system-on-a-chip

Multi-compilation: capturing interactions among concurrently-executing applications

On dependability of FPGA-based evolvable hardware systems that utilize virtual reconfigurable circuits

Dynamic testing of legacy code resources on the grid

VICTORIA: VMX indirect compute technology oriented towards in-line acceleration

Intermediately executed code is the key to find refactorings that improve temporal data locality

The potential of the cell processor for scientific computing

Content Provider	ACM Digital Library
Author	Williams, Samuel Kamil, Shoaib Oliker, Leonid Husbands, Parry Shalf, John Yelick, Katherine
Abstract	The slowing pace of commodity microprocessor performance improvements combined with ever-increasing chip power demands has become of utmost concern to computational scientists. As a result, the high performance computing community is examining alternative architectures that address the limitations of modern cache-based designs. In this work, we examine the potential of using the forthcoming STI Cell processor as a building block for future high-end computing systems. Our work contains several novel contributions. First, we introduce a performance model for Cell and apply it to several key scientific computing kernels: dense matrix multiply, sparse matrix vector multiply, stencil computations, and 1D/2D FFTs. The difficulty of programming Cell, which requires assembly level intrinsics for the best performance, makes this model useful as an initial step in algorithm design and evaluation. Next, we validate the accuracy of our model by comparing results against published hardware results, as well as our own implementations on the Cell full system simulator. Additionally, we compare Cell performance to benchmarks run on leading superscalar (AMD Opteron), VLIW (Intel Itanium2), and vector (Cray X1E) architectures. Our work also explores several different mappings of the kernels and demonstrates a simple and effective programming model for Cell's unique architecture. Finally, we propose modest microarchitectural modifications that could significantly increase the efficiency of double-precision calculations. Overall results demonstrate the tremendous potential of the Cell architecture for scientific computations in terms of both raw performance and power efficiency.
Starting Page	9
Ending Page	20
Page Count	12
File Format	PDF
ISBN	1595933026
DOI	10.1145/1128022.1128027
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-05-03
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Spmv Cell processor Fft Stencil Sparse matrix Three level memory Gemm
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The Potential of the Cell Processor for Scientific Computing

Scientific Computing Kernels on the Cell Processor

The Potential of the Cell Processor for Scientific Computing

Dense and Sparse Matrix Operations on the Cell Processor

Dense and Sparse Matrix Operations on the Cell Processor

CSX: an extended compression format for spmv on shared memory systems

NEW SPARSE MATRIX STORAGE FORMAT TO IMPROVE THE PERFORMANCE OF TOTAL SPMV TIME

The Potential of the Cell Processor for Scientific Computing (2006)

Sparse matrix-vector multiply on the Texas Instruments C6678 Digital Signal Processor

The potential of the cell processor for scientific computing

Similar Documents

The Potential of the Cell Processor for Scientific Computing

Scientific Computing Kernels on the Cell Processor

The Potential of the Cell Processor for Scientific Computing

Dense and Sparse Matrix Operations on the Cell Processor

Dense and Sparse Matrix Operations on the Cell Processor

CSX: an extended compression format for spmv on shared memory systems

NEW SPARSE MATRIX STORAGE FORMAT TO IMPROVE THE PERFORMANCE OF TOTAL SPMV TIME

The Potential of the Cell Processor for Scientific Computing (2006)

Sparse matrix-vector multiply on the Texas Instruments C6678 Digital Signal Processor

The potential of the cell processor for scientific computing