NDLI: Chrysso: an integrated power manager for constrained many-core processors

Please wait, while we are loading the content...

An empirical high level performance model for future many-cores

Just-in-time component-wise power and thermal modeling

An instrumentation approach for hardware-agnostic software characterization

Near threshold cloud processors for dark silicon mitigation: the impact on emerging scale-out workloads

An energy-efficient custom architecture for the SKA1-low central signal processor

Data access optimization in a processing-in-memory system

Compiler analysis for OpenMP tasks correctness

Genesis: a language for generating synthetic training programs for machine learning

A significance-driven programming framework for energy-constrained approximate computing

Enhanced GPU-based distributed breadth first search

An evaluation and analysis of graph processing frameworks on five key issues

Optimizing irregular applications for energy and performance on the Tilera many-core architecture

Hierarchical synthesis of quantum and reversible architectures

Cooperative repair based on tree structure for multiple failures in distributed storage systems with regenerating codes

Asteroid: scalable online memory diagnostics

TaPEr: tackling power emergencies in the dark silicon era by exploiting resource scalability

HRF: a resource allocation scheme for moldable jobs

Scheduling stream programs with improving arithmetic unit usage on NoC-based VLIW multi-core architectures

Chrysso: an integrated power manager for constrained many-core processors

Achieving high throughput and low delay in mobile data networks by accurately predicting queue lengths

Position-aware thread-level speculative parallelization for large-scale chip-multiprocessor

SARP: producing approximate results with small correctness losses for cloud interactive services

Software-managed energy-efficient hybrid DRAM/NVM main memory

$DP^{2}:$ reducing transaction overhead with differential and dual persistency in persistent memory

Dysource: a high performance and scalable NAND flash controller architecture based on source synchronous interface

ETD-Cache: an expiration-time driven cache scheme to make SSD-based read cache endurable and cost-efficient

HOSA: hybrid optical switch architecture for data center networks

Fast packet forwarding engine based on software circuits

AMTCP: an adaptive multi-path transmission control protocol

BandArb: mitigating the effects of thermal and process variations in silicon-photonic network

Scaling application properties to exascale

Moving to memoryland: in-memory computation for existing applications

Socialness in the recruiting of software engineers

ProductiveC: enabling high productivity in C-family languages

Heterogeneous energy-efficient cache design in warehouse scale computers

$B^{2}L:$ a case for buffered and bufferless hybrid NoCs

Removing duplicated writes at DB checkpointing with file system-level block remapping

Two-level logging with non-volatile byte-addressable memory in log-structured file systems

Handling consistent web service recovery in a RESTful way

Optimizing the accuracy of a rocket trajectory simulation by program transformation

Enhancing an x86_64 multi-core architecture with data-flow execution support

A practical evaluation of synchronicity in action potentials with noise

A practical framework for real-time diffusion analysis in social media

Approximating dictionary-based optimal data compression on a distributed system

Understanding the limiting factors of page migration in hybrid main memory

Free atomic consistency in storage class memory with software based write-aside persistence

Programmer-directed partial redundancy for resilient HPC

The improved parallel ray casting algorithm in embedded multi-core DSP system

Towards building an analytics platform in the cloud

Mapping design patterns to cloud patterns to support application portability: a preliminary study

A PaaS for composite analytics solutions

Big data analytics for climate change and biodiversity in the EUBrazilCC federated cloud infrastructure

SparkBench: a comprehensive benchmarking suite for in memory data analytic platform Spark

Attention: moving target defense networks, how well are you moving?

Optimal allocation of virtual resources using genetic algorithm in cloud environments

Escalation of TRUST analysis in web

The able amble: gait recognition using Gaussian mixture model for biometric applications

Authentication and privacy preserving message transfer scheme for vehicular ad hoc networks (VANETs)

PHP-sensor: a prototype method to discover workflow violation and XSS vulnerabilities in PHP web applications

A modified HEVC decoder for low power decoding

Automated power gating methodology for dataflow-based reconfigurable systems

Energy efficiency of a parallel HEVC software decoder for embedded devices

A matrix multiplier case study for an evaluation of a configurable dataflow-machine

Exploring multi-banked shared-L1 program cache on ultra-low power, tightly coupled processor clusters

Green adaptive streaming

Chrysso: an integrated power manager for constrained many-core processors

Content Provider	ACM Digital Library
Author	Falcón, Ayose Eeckhout, Lieven Jha, Sudhanshu Shekhar Van Craeynest, Kenzo González, Antonio Carlson, Trevor E. Tubella, Jordi Heirman, Wim
Abstract	Modern microprocessors are increasingly power-constrained as a result of slowed supply voltage scaling (end of Dennard scaling) in conjunction with the transistor density scaling (Moore's Law). Existing many-core power management techniques such as chip-wide/per-core DVFS, and core and cache adaptation are quite effective in isolation at moderate to high power budgets. However, for future many-core chip, the existing techniques do not scale well to large core counts, small time slices and stringent power budgets. We need a new solution that combines different adaptation and reconfiguration techniques. In this paper, we present Chrysso, an integrated, scalable and low-overhead power management framework. Chrysso consists of a three-step process: leveraging simple analytical performance and power models, pruning the search space early using local Pareto front generation, followed by global utility-based power allocation. This ensures scalable and effective dynamic adaptation of many-core processors at short time scales along multiple axes, including core, cache and per-core DVFS adaptations. By integrating multiple power management techniques into a common methodology, Chrysso provides significant performance improvements over isolated mechanisms within a given power budget without power-gating cores. On a 64-core system, Chrysso improves system throughput by 1.6× and 1.9× over core-gating at stringent power envelops for multi-program (SPEC) and multi-threaded (PARSEC) workloads, respectively.
Starting Page	1
Ending Page	8
Page Count	8
File Format	PDF
ISBN	9781450333580
DOI	10.1145/2742854.2742885
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-05-06
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Many-core processor Microarchitecture reconfiguration Power management Analytical modeling
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in