NDLI: Multicore power management: ensuring robustness via early-stage formal verification

Please wait, while we are loading the content...

Synthesis of programs from temporal property specifications

Bang for the buck: improvising and scheduling verification engines for effective resource utilization

Refining schizophrenia via graph reachability in esterel

The role of mutation analysis for property qualification

Incremental modelling and verification of the PCI express transaction layer

Verification of an industrial systemC/TLM model using LOTOS and CADP

High-level optimization of integer multipliers over a finite bit-width with verification capabilities

2009 MEMOCODE co-design contest

A design case study: CPU vs. GPGPU vs. FPGA

Implementing a fast cartesian-polar matrix interpolator

Can we computerize an elephant?

Multicore power management: ensuring robustness via early-stage formal verification

A cross-layer approach to heterogeneity and reliability

Implementing a high-performance multithreaded microprocessor: a case study in high-level design and validation

An introduction to implementation attacks and countermeasures

Survival strategies for synthesized hardware systems

Codesign of dependable systems: a component-based modeling language

Performance estimation for task graphs combining sequential path profiling and control dependence regions

Combining control and data abstraction in the verification of hybrid systems

Buffer sharing in CSP-like programs

Static data-flow analysis of synchronous programs

Bounded dataflow networks and latency-insensitive circuits

Multicore power management: ensuring robustness via early-stage formal verification

Content Provider	ACM Digital Library
Author	German, Steven Bose, Pradip Lungu, Anita Sorin, Daniel J. Janssen, Geert
Abstract	Dynamic power management (DPM) is important for multicore architectures. One important challenge for multicore DPM schemes is verifying that they are both safe (cannot lead to power or thermal catastrophes) and efficient (achieve as much performance as possible without exceeding power constraints). The verification difficulty varies among designs, depending, for example, on the particular power management mechanisms utilized and the algorithms used to adjust them. However, verification effort is often not considered in the early stages of DPM scheme design, leading to proposals that can be extremely difficult to verify. To address this problem, we propose using formal verification (with probabilistic model checking) of a high-level, early-stage model of the DPM scheme. Using the model checker, we estimate the required verification effort, providing insight on how certain design parameters impact this effort. Furthermore, we supplement the verifiability results with high-level estimates of power consumption and performance, which allow us to perform a trade-off analysis between power, performance, and verification. We show that this trade-off analysis uncovers design points that are better than those that consider only power and performance.
Starting Page	78
Ending Page	87
Page Count	10
File Format	PDF
ISBN	9781424448067
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2009-07-13
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multicore power management: ensuring robustness via early-stage formal verification.

Multicore power management: Ensuring robustness via early-stage formal verification

Multicore Power Management: Ensuring Robustness via Early-Stage Formal Verification

Formal for everyone — Challenges in achievable multicore design and verification

Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent

Formal Verification of Hardware / Software Power Management Strategies

Fractal Coherence: Scalably Verifiable Cache Coherence

Fractal Coherence: Scalably Verifiable Cache Coherence

Specification and formal verification of power gating in processors

Multicore power management: ensuring robustness via early-stage formal verification

Similar Documents

Multicore power management: ensuring robustness via early-stage formal verification.

Multicore power management: Ensuring robustness via early-stage formal verification

Multicore Power Management: Ensuring Robustness via Early-Stage Formal Verification

Formal for everyone — Challenges in achievable multicore design and verification

Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent

Formal Verification of Hardware / Software Power Management Strategies

Fractal Coherence: Scalably Verifiable Cache Coherence

Fractal Coherence: Scalably Verifiable Cache Coherence

Specification and formal verification of power gating in processors

Multicore power management: ensuring robustness via early-stage formal verification