NDLI: Formal for everyone — Challenges in achievable multicore design and verification

Content Provider	IEEE Xplore Digital Library
Author	Stewart, D.
Copyright Year	2012
Description	Author affiliation: ARM, Cambridge, UK (Stewart, D.)
Abstract	Summary form only given. Since the introduction of the ARM11 MP, an increasing number of ARM's products have been multicore-capable. Design and verification engineers must now cope with a myriad of interdependent behaviours and requirements - how does weak memory ordering affect system coherency; can I simulate four, sixteen or more cores; what about heterogeneity; what guarantees does lock free code require of the interconnect; how do I even describe barriers; what about the effect of power domains; can I safely introduce non-determinism as a by-product of optimisation; does my architectural specification guarantee deadlock freedom and forward progress; does my design implement my architectural specification? We will give a brief impression of the complexity of this task, and describe progress on open problems in ensuring that future multicore systems are not prohibitively difficult or expensive for mere mortals to develop.
Sponsorship	Council Electron. Design Autom. (CEDA)
Starting Page	186
Ending Page	186
File Size	94411
Page Count	1
File Format	PDF
ISBN	9781467348324
e-ISBN	9780983567820
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-10-22
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	FMCAD Inc
Subject Keyword	Design automation Multicore processing Memory management Abstracts System recovery Complexity theory Optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Verifying Correctness of Transactional Memories

Formal methods in cell Biology

On-the-fly verification of memory consistency with concurrent relaxed scoreboards

Multicore power management: Ensuring robustness via early-stage formal verification

Formal Verification of Lock-Free Algorithms

An Efficient Framework for Processor Verification

A verification methodology for reconfigurable systems

Multicore parallel min-cost flow algorithm for CAD applications

Towards a methodology for the formal hierarchical verification of RISC processors

Formal for everyone — Challenges in achievable multicore design and verification

Similar Documents

Verifying Correctness of Transactional Memories

Formal methods in cell Biology

On-the-fly verification of memory consistency with concurrent relaxed scoreboards

Multicore power management: Ensuring robustness via early-stage formal verification

Formal Verification of Lock-Free Algorithms

An Efficient Framework for Processor Verification

A verification methodology for reconfigurable systems

Multicore parallel min-cost flow algorithm for CAD applications

Towards a methodology for the formal hierarchical verification of RISC processors

Formal for everyone — Challenges in achievable multicore design and verification